On Mon, Aug 12, 2019 at 04:58:13PM +0530, Krishna Yarlagadda wrote: > From: Ahung Cheng <ahch...@nvidia.com> > > The IER and DLH registers occupy the same address space, selected by > the LCR.DLAB bit. Hence, add port lock to protect IER when LCR.DLAB bit > is set. > > Signed-off-by: Ahung Cheng <ahch...@nvidia.com> > Signed-off-by: Krishna Yarlagadda <kyarlaga...@nvidia.com> > --- > drivers/tty/serial/serial-tegra.c | 3 +++ > 1 file changed, 3 insertions(+)
Acked-by: Thierry Reding <tred...@nvidia.com>
signature.asc
Description: PGP signature
