From: sam shih <sam.s...@mediatek.com>

This updates bindings for MT7628 pwm controller.

Signed-off-by: Sam Shih <sam.s...@mediatek.com>
---
 .../devicetree/bindings/pwm/pwm-mediatek.txt       | 14 ++++++++++++++
 1 file changed, 14 insertions(+)

diff --git a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt 
b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt
index c7bd5633d1eb..9d2d893a07ff 100644
--- a/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt
+++ b/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt
@@ -21,6 +21,8 @@ Required properties:
  - pinctrl-0: One property must exist for each entry in pinctrl-names.
    See pinctrl/pinctrl-bindings.txt for details of the property values.
  - num-pwms: the number of PWM channels.
+ - clock-frequency: fix clock frequency, this is an optional property, only 
use in MT7628 SoC
+                    for period calculation. This SoC has no complex clock tree.
 
 Example:
        pwm0: pwm@11006000 {
@@ -40,3 +42,13 @@ Example:
                pinctrl-0 = <&pwm0_pins>;
                num-pwms = <5>;
        };
+MT7628 Example:
+       pwm: pwm@5000 {
+               compatible = "mediatek,mt7628-pwm";
+               reg = <0x5000 0x1000>;
+               #pwm-cells = <2>;
+               pinctrl-names = "default";
+               pinctrl-0 = <&pwm0_pins>, <&pwm1_pins>;
+               num-pwms = <4>;
+               clock-frequency = <100000>;
+       };
-- 
2.17.1

Reply via email to