Quoting Dinh Nguyen (2019-08-14 08:30:14)
> Checking bypass_reg is incorrect for calculating the cnt_clk rates.
> Instead we should be checking that there is a proper hardware register
> that holds the clock divider.
> 
> Cc: sta...@vger.kernel.org
> Signed-off-by: Dinh Nguyen <dingu...@kernel.org>
> ---

Applied to clk-fixes

Reply via email to