The PL310 also has a "Force write allocate" bits in the Auxiliary
Control Register.

Signed-off-by: Lubomir Rintel <lkund...@v3.sk>
---
 arch/arm/include/asm/hardware/cache-l2x0.h | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/arm/include/asm/hardware/cache-l2x0.h 
b/arch/arm/include/asm/hardware/cache-l2x0.h
index 32edfadb15935..a6d4ee86ba543 100644
--- a/arch/arm/include/asm/hardware/cache-l2x0.h
+++ b/arch/arm/include/asm/hardware/cache-l2x0.h
@@ -118,6 +118,8 @@
 #define L310_AUX_CTRL_STORE_LIMITATION         BIT(11) /* R2P0+ */
 #define L310_AUX_CTRL_EXCLUSIVE_CACHE          BIT(12)
 #define L310_AUX_CTRL_ASSOCIATIVITY_16         BIT(16)
+#define L310_AUX_CTRL_FWA_SHIFT                        23
+#define L310_AUX_CTRL_FWA_MASK                 (3 << 23)
 #define L310_AUX_CTRL_CACHE_REPLACE_RR         BIT(25) /* R2P0+ */
 #define L310_AUX_CTRL_NS_LOCKDOWN              BIT(26)
 #define L310_AUX_CTRL_NS_INT_CTRL              BIT(27)
-- 
2.21.0

Reply via email to