Quoting Peng Fan (2019-09-08 20:39:50)
> From: Peng Fan <[email protected]>
> 
> pll BYPASS bit should be kept inside pll driver for glitchless freq
> setting following spec. If exposing the bit, that means pll driver and
> clk driver has two paths to touch this bit, which is wrong.
> 
> So use EXT_BYPASS bit here.
> 
> And drop uneeded set parent, because EXT_BYPASS default is 0.
> 
> Suggested-by: Jacky Bai <[email protected]>
> Reviewed-by: Leonard Crestez <[email protected]>
> Signed-off-by: Peng Fan <[email protected]>
> ---

Applied to clk-next

Reply via email to