On Sun, Oct 20, 2019 at 03:42:26PM +0200, [email protected] wrote: > From: Ondrej Jirman <[email protected]> > > The new Allwinner H6 SoC contains a USB3 PHY that is wired to the > external USB3 pins of the SoC. > > Add a device tree binding for the PHY. > > Signed-off-by: Ondrej Jirman <[email protected]> > --- > .../phy/allwinner,sun50i-h6-usb3-phy.yaml | 47 +++++++++++++++++++ > 1 file changed, 47 insertions(+) > create mode 100644 > Documentation/devicetree/bindings/phy/allwinner,sun50i-h6-usb3-phy.yaml > > diff --git > a/Documentation/devicetree/bindings/phy/allwinner,sun50i-h6-usb3-phy.yaml > b/Documentation/devicetree/bindings/phy/allwinner,sun50i-h6-usb3-phy.yaml > new file mode 100644 > index 000000000000..2fdc890748db > --- /dev/null > +++ b/Documentation/devicetree/bindings/phy/allwinner,sun50i-h6-usb3-phy.yaml > @@ -0,0 +1,47 @@ > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) > +# Copyright 2019 Ondrej Jirman <[email protected]> > +%YAML 1.2 > +--- > +$id: "http://devicetree.org/schemas/phy/allwinner,sun50i-h6-usb3-phy.yaml#"; > +$schema: "http://devicetree.org/meta-schemas/core.yaml#"; > + > +title: Allwinner sun50i USB3 PHY
H6 would be more appropriate here instead of sun50i. There's a bunch of sun50i SoCs already, and only one uses it. With that fixed, Acked-by: Maxime Ripard <[email protected]> Maxime
signature.asc
Description: PGP signature
