From: Hari Nagalla <hnaga...@ti.com>

The AM62x SoCs of the TI K3 family have a Cortex M4F core in the MCU
domain. This core can be used by non safety applications as a remote
processor. When used as a remote processor with virtio/rpmessage IPC,
two carveout reserved memory nodes are needed.

Disable by default as this node is not complete until mailbox data
is provided in the board level DT.

Signed-off-by: Hari Nagalla <hnaga...@ti.com>
Signed-off-by: Andrew Davis <a...@ti.com>
---
 arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi 
b/arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi
index e66d486ef1f21..7f6f0007e8e81 100644
--- a/arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi
@@ -173,4 +173,17 @@ mcu_mcan1: can@4e18000 {
                bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
                status = "disabled";
        };
+
+       mcu_m4fss: m4fss@5000000 {
+               compatible = "ti,am64-m4fss";
+               reg = <0x00 0x5000000 0x00 0x30000>,
+                     <0x00 0x5040000 0x00 0x10000>;
+               reg-names = "iram", "dram";
+               resets = <&k3_reset 9 1>;
+               firmware-name = "am62-mcu-m4f0_0-fw";
+               ti,sci = <&dmsc>;
+               ti,sci-dev-id = <9>;
+               ti,sci-proc-ids = <0x18 0xff>;
+               status = "disabled";
+       };
 };
-- 
2.39.2


Reply via email to