Hi Brian, On Mon, Jan 26, 2015 at 03:56:03PM +0100, Maxime Ripard wrote: > The NDDB register holds the data that are needed by the read and write > commands. > > However, during a read PIO access, the datasheet specifies that after each 32 > bits read in that register, when BCH is enabled, we have to make sure that the > RDDREQ bit is set in the NDSR register. > > This fixes an issue that was seen on the Armada 385, and presumably other > mvebu > SoCs, when a read on a newly erased page would end up in the driver reporting > a > timeout from the NAND. > > Cc: <[email protected]> # v3.14 > Signed-off-by: Maxime Ripard <[email protected]>
Any chance for this fix to come in 3.19? Thanks, Maxime -- Maxime Ripard, Free Electrons Embedded Linux, Kernel and Android engineering http://free-electrons.com
signature.asc
Description: Digital signature
