On Tue, Jan 21, 2014 at 08:59:55PM +0000, Robert Longbottom wrote:
> On 21/01/2014 19:49, Robert Longbottom wrote:
> >Here are some high-res pictures of both sides of the card.  Scanned at
> >600dpi (300dpi the tracks were very close).  Good idea to scan it by the
> >way, I like that, much better result than with a digital camera.
> >
> >http://www.flickr.com/photos/astrofraggle/12073752546/sizes/l/
> >http://www.flickr.com/photos/astrofraggle/12073651306/sizes/l/


ok:
 - The Atmel chip is an AT24C02 EEPROM. Does one of the 878As have a PCI
   subsystem ID?

 - The 74HCT04 is used to drive the clock from the oscillator to the
   878As.

 - The 74HCT245 is a bus driver for four pins of the connector CN3.

 - The unlabled chip is probably a CPLD/FGPA. It filters the PCI REQ#
   lines from the 878As and has access to the GNT# and INT# lines,
   as well as to the GPIOs you mentioned. The bypass caps have a layout
   that fits to the Lattice ispMACH 4A.

 - There is no mux or gate between the BNC connectors and the 878As.
   The BNCs are on MUX0. MUX1 is connected to the two unpopulated 2x5
   Headers.

So the UNKNOWN/GENERIC card entry should have the BNC connectors on its
first V4L input.

Have you tried passing pll=35,35,35,35 as module parameter?

  Daniel
--
To unsubscribe from this list: send the line "unsubscribe linux-media" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to