From: Kevin Liu <kl...@marvell.com>

With preset value enabled, there are two continuous times
of sd clock disable/enable. They can be combined into one
to save time and make code cleaner.

Signed-off-by: Kevin Liu <kl...@marvell.com>
---
 drivers/mmc/host/sdhci.c |   29 +++++++++--------------------
 1 files changed, 9 insertions(+), 20 deletions(-)

diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c
index 36afd47..3cba4fa 100644
--- a/drivers/mmc/host/sdhci.c
+++ b/drivers/mmc/host/sdhci.c
@@ -1449,33 +1449,22 @@ static void sdhci_do_set_ios(struct sdhci_host *host, 
struct mmc_ios *ios)
                                ctrl_2 |= SDHCI_CTRL_DRV_TYPE_C;
 
                        sdhci_writew(host, ctrl_2, SDHCI_HOST_CONTROL2);
-               } else {
-                       /*
-                        * According to SDHC Spec v3.00, if the Preset Value
-                        * Enable in the Host Control 2 register is set, we
-                        * need to reset SD Clock Enable before changing High
-                        * Speed Enable to avoid generating clock gliches.
-                        */
-
-                       /* Reset SD Clock Enable */
-                       clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
-                       clk &= ~SDHCI_CLOCK_CARD_EN;
-                       sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
-
-                       sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
-
-                       /* Re-enable SD Clock */
-                       clock = host->clock;
-                       host->clock = 0;
-                       sdhci_set_clock(host, clock);
                }
 
-
                /* Reset SD Clock Enable */
                clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL);
                clk &= ~SDHCI_CLOCK_CARD_EN;
                sdhci_writew(host, clk, SDHCI_CLOCK_CONTROL);
 
+               /*
+                * According to SDHC Spec v3.00, if the Preset Value
+                * Enable in the Host Control 2 register is set, we
+                * need to reset SD Clock Enable before changing High
+                * Speed Enable to avoid generating clock gliches.
+                */
+               if (ctrl_2 & SDHCI_CTRL_PRESET_VAL_ENABLE)
+                       sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
+
                if (host->ops->set_uhs_signaling)
                        host->ops->set_uhs_signaling(host, ios->timing);
                else {
-- 
1.7.0.4

--
To unsubscribe from this list: send the line "unsubscribe linux-mmc" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to