NanoBone Specification:
-----------------------
CPU:
  TI AM335x @ 720MHz

Memory:
  256MB DDR3
  128MB NOR flash
  128KB FRAM

Ethernet:
  2 x 10/100 connected to SMSC LAN8710 PHY

USB:
  1 x USB2.0 Type A

I2C:
  2Kbit EEPROM (Microchip 24AA02)
  RTC (Maxim DS1338)
  GPIO Expander (Microchip MCP23017)

Expansion connector:
  6 x UART
  1 x MMC/SD
  1 x USB2.0

Signed-off-by: Mark Jackson <m...@newflow.co.uk>
---
 MAINTAINERS                       |    6 +
 arch/arm/boot/dts/Makefile        |    1 +
 arch/arm/boot/dts/am335x-nano.dts |  388 +++++++++++++++++++++++++++++++++++++
 3 files changed, 395 insertions(+)
 create mode 100644 arch/arm/boot/dts/am335x-nano.dts

diff --git a/MAINTAINERS b/MAINTAINERS
index 97762ad..d4e0da0 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -5952,6 +5952,12 @@ L:       linux-omap@vger.kernel.org
 S:     Maintained
 F:     drivers/gpio/gpio-omap.c

+OMAP/NEWFLOW NANOBONE MACHINE SUPPORT
+M:     Mark Jackson <m...@newflow.co.uk>
+L:     linux-omap@vger.kernel.org
+S:     Maintained
+F:     arch/arm/boot/dts/am335x-nano.dts
+
 OMFS FILESYSTEM
 M:     Bob Copeland <m...@bobcopeland.com>
 L:     linux-karma-de...@lists.sourceforge.net
diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 641b3c9..0d99a55 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -171,6 +171,7 @@ dtb-$(CONFIG_ARCH_OMAP2PLUS) += omap2420-h4.dtb \
        am335x-evm.dtb \
        am335x-evmsk.dtb \
        am335x-bone.dtb \
+       am335x-nano.dtb \
        am3517-evm.dtb \
        am3517_mt_ventoux.dtb \
        am43x-epos-evm.dtb
diff --git a/arch/arm/boot/dts/am335x-nano.dts 
b/arch/arm/boot/dts/am335x-nano.dts
new file mode 100644
index 0000000..82add9b
--- /dev/null
+++ b/arch/arm/boot/dts/am335x-nano.dts
@@ -0,0 +1,388 @@
+/*
+ * Copyright (C) 2013 Newflow Ltd - http://www.newflow.co.uk/
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+/dts-v1/;
+
+#include "am33xx.dtsi"
+
+/ {
+       model = "Newflow AM335x NanoBone";
+       compatible = "ti,am33xx";
+
+       cpus {
+               cpu@0 {
+                       cpu0-supply = <&dcdc2_reg>;
+               };
+       };
+
+       memory {
+               device_type = "memory";
+               reg = <0x80000000 0x10000000>; /* 256 MB */
+       };
+
+       am33xx_pinmux: pinmux@44e10800 {
+               pinctrl-names = "default";
+               pinctrl-0 = <&misc_pins>;
+
+               misc_pins: misc_pins {
+                       pinctrl-single,pins = <
+                               0x15c (PIN_OUTPUT | MUX_MODE7)  /* 
spi0_cs0.gpio0_5 */
+                       >;
+               };
+
+               gpmc_pins: gpmc_pins {
+                       pinctrl-single,pins = <
+                               0x0 (PIN_INPUT_PULLUP | MUX_MODE0)      /* 
gpmc_ad0.gpmc_ad0 */
+                               0x4 (PIN_INPUT_PULLUP | MUX_MODE0)      /* 
gpmc_ad1.gpmc_ad1 */
+                               0x8 (PIN_INPUT_PULLUP | MUX_MODE0)      /* 
gpmc_ad2.gpmc_ad2 */
+                               0xc (PIN_INPUT_PULLUP | MUX_MODE0)      /* 
gpmc_ad3.gpmc_ad3 */
+                               0x10 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad4.gpmc_ad4 */
+                               0x14 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad5.gpmc_ad5 */
+                               0x18 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad6.gpmc_ad6 */
+                               0x1c (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad7.gpmc_ad7 */
+                               0x20 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad8.gpmc_ad8 */
+                               0x24 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad9.gpmc_ad9 */
+                               0x28 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad10.gpmc_ad10 */
+                               0x2c (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad11.gpmc_ad11 */
+                               0x30 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad12.gpmc_ad12 */
+                               0x34 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad13.gpmc_ad13 */
+                               0x38 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad14.gpmc_ad14 */
+                               0x3c (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_ad15.gpmc_ad15 */
+
+                               0x70 (PIN_INPUT_PULLUP | MUX_MODE0)     /* 
gpmc_wait0.gpmc_wait0 */
+                               0x7c (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_csn0.gpmc_csn0 */
+                               0x80 (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_csn1.gpmc_csn1 */
+                               0x84 (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_csn2.gpmc_csn2 */
+                               0x88 (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_csn3.gpmc_csn3 */
+
+                               0x90 (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_advn_ale.gpmc_advn_ale */
+                               0x94 (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_oen_ren.gpmc_oen_ren */
+                               0x98 (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_wen.gpmc_wen */
+                               0x9c (PIN_OUTPUT | MUX_MODE0)           /* 
gpmc_ben0_cle.gpmc_ben0_cle */
+
+                               0xa4 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_data1.gpmc_a1 */
+                               0xa8 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_data2.gpmc_a2 */
+                               0xac (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_data3.gpmc_a3 */
+                               0xb0 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_data4.gpmc_a4 */
+                               0xb4 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_data5.gpmc_a5 */
+                               0xb8 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_data6.gpmc_a6 */
+                               0xbc (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_data7.gpmc_a7 */
+
+                               0xe0 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_vsync.gpmc_a8 */
+                               0xe4 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_hsync.gpmc_a9 */
+                               0xe8 (PIN_OUTPUT | MUX_MODE1)           /* 
lcd_pclk.gpmc_a10 */
+                       >;
+               };
+
+               i2c0_pins: i2c0_pins {
+                       pinctrl-single,pins = <
+                               0x188 (PIN_INPUT_PULLDOWN | MUX_MODE0)  /* 
i2c0_sda.i2c0_sda */
+                               0x18c (PIN_INPUT_PULLDOWN | MUX_MODE0)  /* 
i2c0_scl.i2c0_scl */
+                       >;
+               };
+
+               uart0_pins: uart0_pins {
+                       pinctrl-single,pins = <
+                               0x170 (PIN_INPUT_PULLUP | MUX_MODE0)    /* 
uart0_rxd.uart0_rxd */
+                               0x174 (PIN_OUTPUT | MUX_MODE0)          /* 
uart0_txd.uart0_txd */
+                       >;
+               };
+
+               uart1_pins: uart1_pins {
+                       pinctrl-single,pins = <
+                               0x178 (PIN_OUTPUT | MUX_MODE7)          /* 
uart1_ctsn.uart1_ctsn */
+                               0x17c (PIN_OUTPUT | MUX_MODE7)          /* 
uart1_rtsn.uart1_rtsn */
+                               0x180 (PIN_INPUT_PULLUP | MUX_MODE0)    /* 
uart1_rxd.uart1_rxd */
+                               0x184 (PIN_OUTPUT | MUX_MODE0)          /* 
uart1_txd.uart1_txd */
+                       >;
+               };
+
+               uart2_pins: uart2_pins {
+                       pinctrl-single,pins = <
+                               0xc0 (PIN_INPUT_PULLUP | MUX_MODE7)     /* 
lcd_data8.gpio2[14] */
+                               0xc4 (PIN_OUTPUT | MUX_MODE7)           /* 
lcd_data9.gpio2[15] */
+                               0x150 (PIN_INPUT | MUX_MODE1)           /* 
spi0_sclk.uart2_rxd */
+                               0x154 (PIN_OUTPUT | MUX_MODE1)          /* 
spi0_d0.uart2_txd */
+                       >;
+               };
+
+               uart3_pins: uart3_pins {
+                       pinctrl-single,pins = <
+                               0xc8 (PIN_INPUT_PULLUP | MUX_MODE6)     /* 
lcd_data10.uart3_ctsn */
+                               0xcc (PIN_OUTPUT | MUX_MODE6)           /* 
lcd_data11.uart3_rtsn */
+                               0x160 (PIN_INPUT | MUX_MODE1)           /* 
spi0_cs1.uart3_rxd */
+                               0x164 (PIN_OUTPUT | MUX_MODE1)          /* 
ecap0_in_pwm0_out.uart3_txd */
+                       >;
+               };
+
+               uart4_pins: uart4_pins {
+                       pinctrl-single,pins = <
+                               0xd0 (PIN_INPUT_PULLUP | MUX_MODE6)     /* 
lcd_data12.uart4_ctsn */
+                               0xd4 (PIN_OUTPUT | MUX_MODE6)           /* 
lcd_data13.uart4_rtsn */
+                               0x168 (PIN_INPUT | MUX_MODE1)           /* 
uart0_ctsn.uart4_rxd */
+                               0x16c (PIN_OUTPUT | MUX_MODE1)          /* 
uart0_rtsn.uart4_txd */
+                       >;
+               };
+
+               uart5_pins: uart5_pins {
+                       pinctrl-single,pins = <
+                               0xd8 (PIN_INPUT | MUX_MODE4)            /* 
lcd_data14.uart5_rxd */
+                               0x144 (PIN_OUTPUT | MUX_MODE3)          /* 
rmiii1_refclk.uart5_txd */
+                       >;
+               };
+       };
+
+       ocp {
+               uart0: serial@44e09000 {
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&uart0_pins>;
+                       status = "okay";
+               };
+
+               uart1: serial@48022000 {
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&uart1_pins>;
+                       status = "okay";
+               };
+
+               uart2: serial@48024000 {
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&uart2_pins>;
+                       status = "okay";
+               };
+
+               uart3: serial@481a6000 {
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&uart3_pins>;
+                       status = "okay";
+               };
+
+               uart4: serial@481a8000 {
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&uart4_pins>;
+                       status = "okay";
+               };
+
+               uart5: serial@481aa000 {
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&uart5_pins>;
+                       status = "okay";
+               };
+
+               i2c0: i2c@44e0b000 {
+                       status = "okay";
+                       pinctrl-names = "default";
+                       clock-frequency = <400000>;
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&i2c0_pins>;
+
+                       gpio@20 {
+                               compatible = "mcp,mcp23017";
+                               reg = <0x20>;
+                       };
+
+                       tps: tps@24 {
+                               reg = <0x24>;
+                       };
+
+                       eeprom@53 {
+                               compatible = "mcp,24c02";
+                               reg = <0x53>;
+                               pagesize = <8>;
+                       };
+
+                       rtc@68 {
+                               compatible = "dallas,ds1307";
+                               reg = <0x68>;
+                       };
+               };
+
+               elm: elm@48080000 {
+                       status = "okay";
+               };
+
+               gpmc: gpmc@50000000 {
+                       compatible = "ti,am3352-gpmc";
+                       ti,hwmods = "gpmc";
+                       status = "okay";
+                       gpmc,num-waitpins = <2>;
+                       pinctrl-names = "default";
+                       pinctrl-0 = <&gpmc_pins>;
+
+                       #address-cells = <2>;
+                       #size-cells = <1>;
+                       ranges = <0 0 0x08000000 0x08000000>;   /* CS0: NOR 
128M */
+                               
+                       nor@0,0 {
+                               reg = <0 0x00000000 0x08000000>;
+                               compatible = "cfi-flash";
+                               linux,mtd-name = "spansion,s29gl010p11t";
+                               bank-width = <2>;
+
+                               gpmc,mux-add-data = <2>;
+
+                               gpmc,sync-clk-ps = <0>;
+                               gpmc,cs-on-ns = <0>;
+                               gpmc,cs-rd-off-ns = <160>;
+                               gpmc,cs-wr-off-ns = <160>;
+                               gpmc,adv-on-ns = <10>;
+                               gpmc,adv-rd-off-ns = <30>;
+                               gpmc,adv-wr-off-ns = <30>;
+                               gpmc,oe-on-ns = <40>;
+                               gpmc,oe-off-ns = <160>;
+                               gpmc,we-on-ns = <40>;
+                               gpmc,we-off-ns = <160>;
+                               gpmc,rd-cycle-ns = <160>;
+                               gpmc,wr-cycle-ns = <160>;
+                               gpmc,access-ns = <150>;
+                               gpmc,page-burst-access-ns = <10>;
+                               gpmc,cycle2cycle-samecsen;
+                               gpmc,cycle2cycle-delay-ns = <20>;
+                               gpmc,wr-data-mux-bus-ns = <70>;
+                               gpmc,wr-access-ns = <80>;
+
+                               #address-cells = <1>;
+                               #size-cells = <1>;
+
+                               /*
+                               MTD partition table
+                               ===================
+                               +------------+-->0x00000000-> U-Boot start
+                               |            |
+                               |            |-->0x000BFFFF-> U-Boot end
+                               |            |-->0x000C0000-> ENV1 start
+                               |            |
+                               |            |-->0x000DFFFF-> ENV1 end
+                               |            |-->0x000E0000-> ENV2 start
+                               |            |
+                               |            |-->0x000FFFFF-> ENV2 end
+                               |            |-->0x00100000-> Kernel start
+                               |            |
+                               |            |-->0x004FFFFF-> Kernel end
+                               |            |-->0x00500000-> File system start
+                               |            |
+                               |            |-->0x014FFFFF-> File system end
+                               |            |-->0x01500000-> User data start
+                               |            |
+                               |            |-->0x03FFFFFF-> User data end
+                               |            |-->0x04000000-> Data storage start
+                               |            |
+                               +------------+-->0x08000000-> NOR end (Free end)
+                               */
+                               partition@0 {
+                                       label = "boot";
+                                       reg = <0x00000000 0x000c0000>; /* 768KB 
*/
+                               };
+
+                               partition@1 {
+                                       label = "env1";
+                                       reg = <0x000c0000 0x00020000>; /* 128KB 
*/
+                               };
+
+                               partition@2 {
+                                       label = "env2";
+                                       reg = <0x000e0000 0x00020000>; /* 128KB 
*/
+                               };
+
+                               partition@3 {
+                                       label = "kernel";
+                                       reg = <0x00100000 0x00400000>; /* 4MB */
+                               };
+
+                               partition@4 {
+                                       label = "rootfs";
+                                       reg = <0x00500000 0x01000000>; /* 16MB 
*/
+                               };
+
+                               partition@5 {
+                                       label = "user";
+                                       reg = <0x01500000 0x02b00000>; /* 43MB 
*/
+                               };
+
+                               partition@6 {
+                                       label = "data";
+                                       reg = <0x04000000 0x04000000>; /* 64MB 
*/
+                               };
+                       };
+               };
+
+               mac: ethernet@4a100000 {
+                       dual_emac = <1>;
+
+                       cpsw_emac0: slave@4a100200 {
+                               dual_emac_res_vlan = <1>;
+                       };
+
+                       cpsw_emac1: slave@4a100300 {
+                               dual_emac_res_vlan = <2>;
+                       };
+               };
+       };
+
+       leds {
+               compatible = "gpio-leds";
+
+               led@0 {
+                       label = "nanobone:green:usr1";
+                       gpios = <&gpio1 5 0>;
+                       default-state = "off";
+               };
+       };
+};
+
+/include/ "tps65217.dtsi"
+
+&tps {
+       regulators {
+               dcdc1_reg: regulator@0 {
+                       regulator-always-on;
+               };
+
+               dcdc2_reg: regulator@1 {
+                       /* VDD_MPU voltage limits 0.95V - 1.26V with ±4% 
tolerance */
+                       regulator-name = "vdd_mpu";
+                       regulator-min-microvolt = <925000>;
+                       regulator-max-microvolt = <1325000>;
+                       regulator-boot-on;
+                       regulator-always-on;
+               };
+
+               dcdc3_reg: regulator@2 {
+                       /* VDD_CORE voltage limits 0.95V - 1.1V with ±4% 
tolerance */
+                       regulator-name = "vdd_core";
+                       regulator-min-microvolt = <925000>;
+                       regulator-max-microvolt = <1150000>;
+                       regulator-boot-on;
+                       regulator-always-on;
+               };
+
+               ldo1_reg: regulator@3 {
+                       regulator-always-on;
+               };
+
+               ldo2_reg: regulator@4 {
+                       regulator-always-on;
+               };
+
+               ldo3_reg: regulator@5 {
+                       regulator-always-on;
+               };
+
+               ldo4_reg: regulator@6 {
+                       regulator-always-on;
+               };
+       };
+};
+
+&cpsw_emac0 {
+       phy_id = <&davinci_mdio>, <0>;
+};
+
+&cpsw_emac1 {
+       phy_id = <&davinci_mdio>, <1>;
+};
+
-- 
1.7.9.5
--
To unsubscribe from this list: send the line "unsubscribe linux-omap" in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to