From: Takeshi Kihara <takeshi.kihara...@renesas.com>

This patch fixes the macro definitions of SATA_DEVSLP_B pins function
deleted.

This is a correction to the incorrect implementation of IPSR register
pin assignment for R8A7796 SoC specification of R-Car Gen3 Hardware
User's Manual Rev.0.51E or later.

Signed-off-by: Takeshi Kihara <takeshi.kihara...@renesas.com>
Signed-off-by: Yoshihiro Kaneko <ykaneko0...@gmail.com>
---
 drivers/pinctrl/sh-pfc/pfc-r8a7796.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/pinctrl/sh-pfc/pfc-r8a7796.c 
b/drivers/pinctrl/sh-pfc/pfc-r8a7796.c
index cec3a8a..e2c6a51 100644
--- a/drivers/pinctrl/sh-pfc/pfc-r8a7796.c
+++ b/drivers/pinctrl/sh-pfc/pfc-r8a7796.c
@@ -296,7 +296,7 @@
 #define IP9_15_12      FM(SD2_DAT1)            F_(0, 0)        FM(NFDATA11)    
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        F_(0, 0)                F_(0, 0)        F_(0, 
0)        F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
 #define IP9_19_16      FM(SD2_DAT2)            F_(0, 0)        FM(NFDATA12)    
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        F_(0, 0)                F_(0, 0)        F_(0, 
0)        F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
 #define IP9_23_20      FM(SD2_DAT3)            F_(0, 0)        FM(NFDATA13)    
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        F_(0, 0)                F_(0, 0)        F_(0, 
0)        F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
-#define IP9_27_24      FM(SD2_DS)              F_(0, 0)        FM(NFALE)       
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        FM(SATA_DEVSLP_B)       F_(0, 0)        F_(0, 
0)        F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
+#define IP9_27_24      FM(SD2_DS)              F_(0, 0)        FM(NFALE)       
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        F_(0, 0)        F_(0, 0)        F_(0, 0)      
  F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
 #define IP9_31_28      FM(SD3_CLK)             F_(0, 0)        FM(NFWE_N)      
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        F_(0, 0)                F_(0, 0)        F_(0, 
0)        F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
 #define IP10_3_0       FM(SD3_CMD)             F_(0, 0)        FM(NFRE_N)      
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        F_(0, 0)                F_(0, 0)        F_(0, 
0)        F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
 #define IP10_7_4       FM(SD3_DAT0)            F_(0, 0)        FM(NFDATA0)     
        F_(0, 0)                        F_(0, 0)        F_(0, 0)        F_(0, 
0)                F_(0, 0)        F_(0, 0)                F_(0, 0)        F_(0, 
0)        F_(0, 0)        F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
-- 
1.9.1

Reply via email to