I think you can find part of the answers in previous threads.
1. A number of CPUs have been test for the case.
2. Mainboard not officially support SMP.
3. A number of different Kernel version have been test.
It is really an interesting case but seems to me no definite answer for the
question why with current information.
I am wondering whether a Mobile PII is really cheaper than a Celeron? And
any Mobile PII made by Intel have 0K cache? I am sorry but it seems the
answer should be something else.
Regards,
S.L.Mo
At 09:07 AM 11/17/99 +0100, Herbert Wengatz 42850 wrote:
>
>[EMAIL PROTECTED] said:
>+> > model name : Mobile Pentium II
>+> > stepping : 5
>+> > cpu MHz : 434.322223
>+> > cache size : 0 KB
>
>+> That is curious. It looks like the Celeron with 0K cache may be
>+> getting misreported. What kernel rev ?
>
>But what is the reason the second CPU is reported with 0 K Cache?!
>(Even a celeron should have some Cache...)
>
>- Is it not set up correctly in the BIOS?
>
>- Is the CPU bad?
>
>- Is this the way Intel tries to make Celerons SMP-impaired?
>
>- Does the guy with this CPU have a bad mainboard instead?
>
>- Has someone tried to trick him and put an Mobile PII onto a
> Celeron CPU-Board? (New way to cheat customers? )
>
>
>Best regards,
>
> Herbert
>
>
>---------------------------------------------------------------------------
----
>In theory there's no difference between theory and practice, but in
practice...
>
>-
>Linux SMP list: FIRST see FAQ at http://www.irisa.fr/prive/dmentre/smp-howto/
>To Unsubscribe: send "unsubscribe linux-smp" to [EMAIL PROTECTED]
>
-
Linux SMP list: FIRST see FAQ at http://www.irisa.fr/prive/dmentre/smp-howto/
To Unsubscribe: send "unsubscribe linux-smp" to [EMAIL PROTECTED]
