From: Thor Thayer <thor.tha...@linux.intel.com>

commit 97a3b7365253bc7757b2c885a23e4bd57be9d25b from
https://github.com/altera-opensource/linux-socfpga.git

Documentation: dt: socfpga: Add Stratix10 ECC Manager binding

Add the device tree bindings needed to support the Stratix10
ECC Manager and SDRAM ECC.

Signed-off-by: Thor Thayer <thor.tha...@linux.intel.com>
Signed-off-by: Meng Li <meng...@windriver.com>
---
 .../bindings/arm/altera/socfpga-eccmgr.txt         | 42 ++++++++++++++++++++++
 1 file changed, 42 insertions(+)

diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-eccmgr.txt 
b/Documentation/devicetree/bindings/arm/altera/socfpga-eccmgr.txt
index 4a1714f..fe582f6 100644
--- a/Documentation/devicetree/bindings/arm/altera/socfpga-eccmgr.txt
+++ b/Documentation/devicetree/bindings/arm/altera/socfpga-eccmgr.txt
@@ -231,3 +231,45 @@ Example:
                                     <48 IRQ_TYPE_LEVEL_HIGH>;
                };
        };
+
+Stratix10 SoCFPGA ECC Manager
+The Stratix10 SoC ECC Manager handles the IRQs for each peripheral
+in a shared register similar to the Arria10. However, ECC requires
+access to registers that can only be read from Secure Monitor with
+SMC calls.
+Therefore the device tree is slightly different.
+
+Required Properties:
+- compatible : Should be "altr,socfpga-s10-ecc-manager"
+- #address-cells: must be 1
+- #size-cells: must be 1
+- interrupts : Should be single bit error interrupt, then double bit error
+       interrupt.
+- interrupt-controller : boolean indicator that ECC Manager is an interrupt 
controller
+- #interrupt-cells : must be set to 2.
+- ranges : standard definition, should translate from local addresses
+
+Subcomponents:
+
+SDRAM ECC
+Required Properties:
+- compatible : Should be "altr,sdram-edac-s10"
+- interrupts : Should be single bit error interrupt, then double bit error
+       interrupt, in this order.
+
+Example:
+
+       eccmgr: eccmgr {
+               compatible = "altr,socfpga-s10-ecc-manager";
+               #address-cells = <1>;
+               #size-cells = <1>;
+               interrupts = <0 15 4>, <0 95 4>;
+               interrupt-controller;
+               #interrupt-cells = <2>;
+               ranges;
+
+               sdramedac {
+                       compatible = "altr,sdram-edac-s10";
+                       interrupts = <16 4>, <48 4>;
+               };
+       };
-- 
2.7.4

-- 
_______________________________________________
linux-yocto mailing list
linux-yocto@yoctoproject.org
https://lists.yoctoproject.org/listinfo/linux-yocto

Reply via email to