Changes in directory llvm/lib/CodeGen/SelectionDAG:

SelectionDAGISel.cpp updated: 1.431 -> 1.432
---
Log message:

Fix this to match change to InlineAsm class.


---
Diffs of the changes:  (+3 -3)

 SelectionDAGISel.cpp |    6 +++---
 1 files changed, 3 insertions(+), 3 deletions(-)


Index: llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
diff -u llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp:1.431 
llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp:1.432
--- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp:1.431    Thu Apr 26 
20:20:11 2007
+++ llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp  Fri Apr 27 23:05:59 2007
@@ -3209,7 +3209,7 @@
     // Compute the value type for each operand and add it to ConstraintVTs.
     switch (Constraints[i].Type) {
     case InlineAsm::isOutput:
-      if (!Constraints[i].isIndirectOutput) {
+      if (!Constraints[i].isIndirect) {
         assert(I.getType() != Type::VoidTy && "Bad inline asm!");
         OpVT = TLI.getValueType(I.getType());
       } else {
@@ -3283,7 +3283,7 @@
         if (!MVT::isInteger(InOperandVal.getValueType()))
           assert(0 && "MATCH FAIL!");
         
-        if (!Constraints[i].isIndirectOutput)
+        if (!Constraints[i].isIndirect)
           assert(0 && "MATCH FAIL!");
 
         OpNum++;  // Consumes a call operand.
@@ -3324,7 +3324,7 @@
         exit(1);
       }
 
-      if (!Constraints[i].isIndirectOutput) {
+      if (!Constraints[i].isIndirect) {
         assert(RetValRegs.Regs.empty() &&
                "Cannot have multiple output constraints yet!");
         assert(I.getType() != Type::VoidTy && "Bad inline asm!");



_______________________________________________
llvm-commits mailing list
llvm-commits@cs.uiuc.edu
http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits

Reply via email to