Oh I see. Thanks for the information. I think I misunderstood the inside mechanism of cache levels.
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
- [m5-users] mystery on missing L2 write reqs. Jiayuan Meng
- Re: [m5-users] mystery on missing L2 write reqs. Steve Reinhardt
- [m5-users] Checkpointing for Detailed CPU abc def
- Re: [m5-users] mystery on missing L2 write reqs. Jiayuan Meng
- Re: [m5-users] mystery on missing L2 write reqs. Jiayuan Meng
