m5-users  

Messages by Thread

• • [m5sim-users] (no subject) Richard R. Zhang
• [m5sim-users] help new to m5 justin kemp
• [m5sim-users] please reply as soon as possible haribabuv
• [m5sim-users] Syscall Emulation Memory Mishali Naik
  • Re: [m5sim-users] Syscall Emulation Memory Steve Reinhardt
  • Re: [m5sim-users] Syscall Emulation Memory Mishali Naik
  • Re: [m5sim-users] Syscall Emulation Memory Ronald George Dreslinski Jr
• [m5sim-users] hi haribabuv
• [m5sim-users] Creating new (larger) disk image for FS workload Adam Kaplan
  • Re: [m5sim-users] Creating new (larger) disk image for FS workload Lisa Hsu
• [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Edmond Coté
  • Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Kevin Lim
  • Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Steve Reinhardt
  • Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Lisa Hsu
  • Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Ali Saidi
  • Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Lisa Hsu
  • Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Jeffrey Namkung
• [m5sim-users] help Bushra Ahsan
  • Re: [m5sim-users] help Lisa Hsu
  • [m5sim-users] SPEC2000 Bushra Ahsan
  • Re: [m5sim-users] SPEC2000 Steve Reinhardt
  • [m5sim-users] help Xiang Chao
• Re: [m5sim-users] Error in tests Jeff
• [m5sim-users] help with running the tests Bushra Ahsan
  • Re: [m5sim-users] help with running the tests Steve Reinhardt
  • [m5sim-users] Error in tests Bushra Ahsan
  • Re: [m5sim-users] Error in tests Steve Reinhardt
  • [m5sim-users] Error in tests Bushra Ahsan
  • Re: [m5sim-users] Error in tests Steve Reinhardt
• [m5sim-users] Doubts regarding register renaming in M5 Shruti Karbhari
  • Re: [m5sim-users] Doubts regarding register renaming in M5 Kevin Lim
  • Re: [m5sim-users] Doubts regarding register renaming in M5 Shruti Karbhari
• [m5sim-users] Question on SoftwarePrefetchPolicy Magic Zheng
  • Re: [m5sim-users] Question on SoftwarePrefetchPolicy Steve Reinhardt
• [m5sim-users] LL-SC instructions Jeff
  • Re: [m5sim-users] LL-SC instructions Jeff
  • Re: [m5sim-users] LL-SC instructions Steve Reinhardt
  • Re: [m5sim-users] LL-SC instructions Jeff
  • Re: [m5sim-users] LL-SC instructions Steve Reinhardt
  • Re: [m5sim-users] LL-SC instructions Jeff
  • Re: [m5sim-users] LL-SC instructions Jeff
  • Re: [m5sim-users] LL-SC instructions Jeff
  • Re: [m5sim-users] LL-SC instructions Steve Reinhardt
• [m5sim-users] warmup caches Filip Hellebaut
  • Re: [m5sim-users] warmup caches Steve Reinhardt
• [m5sim-users] simple multitasking Philip Machanick
  • Re: [m5sim-users] simple multitasking Steve Reinhardt
  • Re: [m5sim-users] simple multitasking Philip Machanick
  • Re: [m5sim-users] simple multitasking Steve Reinhardt
  • [m5sim-users] simple multitasking Lisa Hsu
  • Re: [m5sim-users] simple multitasking Philip Machanick
  • Re: [m5sim-users] simple multitasking Philip Machanick
  • Re: [m5sim-users] simple multitasking Lisa Hsu
  • Re: [m5sim-users] simple multitasking Philip Machanick
  • Re: [m5sim-users] simple multitasking Steve Reinhardt
  • Re: [m5sim-users] simple multitasking Lisa Hsu
• [m5sim-users] prefetch arguments Sean Rul
  • Re: [m5sim-users] prefetch arguments Ronald George Dreslinski Jr
• [m5sim-users] ALPHA_SE: struct pre_F64_stat Jos Delbar
  • Re: [m5sim-users] ALPHA_SE: struct pre_F64_stat Ali Saidi
• [m5sim-users] statFunc return value Jos Delbar
• [m5sim-users] BlockingBuffer::squash Jos Delbar
  • Re: [m5sim-users] BlockingBuffer::squash Steve Reinhardt
• [m5sim-users] Floating point exception in m5.opt Shruti Karbhari
  • Re: [m5sim-users] Floating point exception in m5.opt Steve Reinhardt
• [m5sim-users] implementing syscall, memory consistency Jeff
  • Re: [m5sim-users] implementing syscall, memory consistency Steve Reinhardt
  • Re: [m5sim-users] implementing syscall, memory consistency Jeff
  • Re: [m5sim-users] implementing syscall, memory consistency Steve Reinhardt
  • Re: [m5sim-users] implementing syscall, memory consistency Jeff
• [m5sim-users] Compiling patched M5 kernel Edmond Coté
  • Re: [m5sim-users] Compiling patched M5 kernel Nathan Binkert
  • [m5sim-users] Fwd: Compiling patched M5 kernel Lisa Hsu
• [m5sim-users] MAX CPUs in ALPHA_FS mode Jeff
  • Re: [m5sim-users] MAX CPUs in ALPHA_FS mode Steve Reinhardt
  • Re: [m5sim-users] MAX CPUs in ALPHA_FS mode Ali Saidi
• [m5sim-users] how to assign a distinct program to each thread on ALPHA_SE Zhang zhibin
  • Re: [m5sim-users] how to assign a distinct program to each thread on ALPHA_SE Steve Reinhardt
• [m5sim-users] Sampling with warm caches Filip . Hellebaut
  • Re: [m5sim-users] Sampling with warm caches Jos Delbar
  • Re: [m5sim-users] Sampling with warm caches Filip . Hellebaut
• [m5sim-users] ALPHA_SE splash-2 execution Jorge M. Kobayashi
  • Re: [m5sim-users] ALPHA_SE splash-2 execution Steve Reinhardt
  • Re: [m5sim-users] ALPHA_SE splash-2 execution Jeff
• [m5sim-users] Detailed Mode Checkpointing James Michael Poe II
  • Re: [m5sim-users] Detailed Mode Checkpointing Steve Reinhardt
• [m5sim-users] Sampler support in ALPHA_FS Jeff
  • Re: [m5sim-users] Sampler support in ALPHA_FS Lisa Hsu
  • Re: [m5sim-users] Sampler support in ALPHA_FS Jeff
  • Re: [m5sim-users] Sampler support in ALPHA_FS Steve Reinhardt
• [m5sim-users] does FFT work on ALPHA_SE detailed mode? Jeff
• [m5sim-users] what us the meaning of the halt instruction? Jeff
  • Re: [m5sim-users] what us the meaning of the halt instruction? Steve Reinhardt
• [m5sim-users] sampling and switching Jeff
  • Re: [m5sim-users] sampling and switching Steve Reinhardt
• [m5sim-users] Get a $500 college scholarship. Anupama Kunchakara
• [m5sim-users] How to fast-forwarding on SMT processor? Magic Zheng
  • Re: [m5sim-users] How to fast-forwarding on SMT processor? Steve Reinhardt
• [m5sim-users] Ideal cache simulation Krit Athikulwongse
  • Re: [m5sim-users] Ideal cache simulation Steve Reinhardt
  • Re: [m5sim-users] Ideal cache simulation James Srinivasan
  • Re: [m5sim-users] Ideal cache simulation James Srinivasan
• [m5sim-users] FullCPU and perfect branch prediction Jos Delbar
• [m5sim-users] Issue queue vs reorder buffer in M5 Alpha CPU model James Srinivasan
  • Re: [m5sim-users] Issue queue vs reorder buffer in M5 Alpha CPU model Kevin Lim
• [m5sim-users] correctly flushing the FullCPU pipeline Jeff
  • Re: [m5sim-users] correctly flushing the FullCPU pipeline Steve Reinhardt
  • Re: [m5sim-users] correctly flushing the FullCPU pipeline Jeff
• [m5sim-users] Sampler in ALPHA_SE mode Jeff
  • Re: [m5sim-users] Sampler in ALPHA_SE mode James Srinivasan
  • Re: [m5sim-users] Sampler in ALPHA_SE mode Steve Reinhardt
  • Re: [m5sim-users] Sampler in ALPHA_SE mode Jeff
• [m5sim-users] Fast-forwarding m5 James Srinivasan
  • Re: [m5sim-users] Fast-forwarding m5 Ronald George Dreslinski Jr
  • [m5sim-users] Batch Automation of M5 Simulations Over a Distributed System williamb
• [m5sim-users] Re: how to fast forward for instructions Jun Shao
• [m5sim-users] how to fast forward for instructions Jun Shao
• [m5sim-users] Debugging m5 with gdb/ddd James Srinivasan
  • Re: [m5sim-users] Debugging m5 with gdb/ddd Nathan Binkert
• [m5sim-users] Re: linux-dist access request Lisa Hsu
• [m5sim-users] about periodically dump Zhang zhibin
  • Re: [m5sim-users] about periodically dump Steve Reinhardt
• [m5sim-users] Two questions with the M5 benchmarks. Richard R. Zhang
• [m5sim-users] how to run multi-process on CMP? Mihara Tomonobu
  • Re: [m5sim-users] how to run multi-process on CMP? Steve Reinhardt
  • Re: [m5sim-users] how to run multi-process on CMP? Mihara Tomonobu
  • Re: [m5sim-users] how to run multi-process on CMP? Ali Saidi
• [m5sim-users] how can two processes communicate when in simulation Zhang zhibin
  • Re: [m5sim-users] how can two processes communicate when in simulation Steve Reinhardt
• [m5sim-users] Using regular variables in formula stat Jun Shao
  • Re: [m5sim-users] Using regular variables in formula stat Nathan Binkert
  • Re: [m5sim-users] Using regular variables in formula stat Jun Shao
  • Re: [m5sim-users] Using regular variables in formula stat Nathan Binkert
  • Re: [m5sim-users] Using regular variables in formula stat Jun Shao
• [m5sim-users] why DEADLOCK? Zhang zhibin
• [m5sim-users] EIO trace statistics Jos Delbar
  • Re: [m5sim-users] EIO trace statistics Steve Reinhardt
  • Re: [m5sim-users] EIO trace statistics Nathan Binkert
• [m5sim-users] ALPHA_SE MP uplimit of # of processors Wanli Liu
  • Re: [m5sim-users] ALPHA_SE MP uplimit of # of processors Nathan Binkert
• [m5sim-users] Re: what can I do with unimplemented syscall Zhang zhibin
  • Re: [m5sim-users] Re: what can I do with unimplemented syscall Steve Reinhardt
• [m5sim-users] what can I do with unimplemented syscall Zhang zhibin
  • [m5sim-users] Re: what can I do with unimplemented syscall Antti P Miettinen
• [m5sim-users] Does M5 need program static linked? Zhang zhibin
  • Re: [m5sim-users] Does M5 need program static linked? Steve Reinhardt
• [m5sim-users] Understanding of cache implementation on write? Magic Zheng
  • Re: [m5sim-users] Understanding of cache implementation on write? Steve Reinhardt
  • Re: [m5sim-users] Understanding of cache implementation on write? Steve Reinhardt
• [m5sim-users] Segfault with mshrs = 1 Jos Delbar
• [m5sim-users] m5 install error Zhang zhibin
  • Re: [m5sim-users] m5 install error Steve Reinhardt
• [m5sim-users] Cannot open file raghavendhar konnoju
  • Re: [m5sim-users] Cannot open file Nathan Binkert
• [m5sim-users] File opening Anupama Kunchakara
  • Re: [m5sim-users] File opening Lisa Hsu
  • Re: [m5sim-users] File opening James Srinivasan
  • Re: [m5sim-users] File opening Steve Reinhardt
• [m5sim-users] CPU to L1 Anupama Kunchakara
  • Re: [m5sim-users] CPU to L1 Steve Reinhardt
  • Re: [m5sim-users] CPU to L1 Ronald George Dreslinski Jr
• [m5sim-users] Re: M5 help needed Aater Suleman
  • Re: [m5sim-users] Re: M5 help needed Lisa Hsu
  • Re: [m5sim-users] Re: M5 help needed Aater Suleman
  • Re: [m5sim-users] Re: M5 help needed Steve Reinhardt
  • Re: [m5sim-users] Re: M5 help needed Aater Suleman
• [m5sim-users] Error for floating point benchmarks a b
  • Re: [m5sim-users] Error for floating point benchmarks Steve Reinhardt
• [m5sim-users] Syscall Exit a b
  • Re: [m5sim-users] Syscall Exit Steve Reinhardt
• [m5sim-users] halt instruction encountered a b
  • Re: [m5sim-users] halt instruction encountered Steve Reinhardt
  • Re: [m5sim-users] halt instruction encountered Adam 'WeirdArms' Wiggins
  • [m5sim-users] Building alpha executable for SE simulation Mayank Bomb
  • Re: [m5sim-users] Building alpha executable for SE simulation Steve Reinhardt
  • Re: [m5sim-users] Building alpha executable for SE simulation Steve Reinhardt
• [m5sim-users] BTB size Jos Delbar
  • Re: [m5sim-users] BTB size Kevin Lim
• [m5sim-users] m5 Anupama Kunchakara
  • [m5sim-users] rcS + program Mario Donato Marino
  • Re: [m5sim-users] rcS + program Lisa Hsu
  • Re: [m5sim-users] rcS + program Mario Donato Marino
  • [m5sim-users] size of boot image + swap partition Mario Donato Marino
  • Re: [m5sim-users] size of boot image + swap partition Ali Saidi
  • Re: [m5sim-users] size of boot image + swap partition Lisa Hsu
  • [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Mario Donato Marino
  • Re: [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Steve Reinhardt
  • Re: [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Mario Donato Marino
  • Re: [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Steve Reinhardt
• [m5sim-users] Inter-chunk memory access latency Jos Delbar
  • Re: [m5sim-users] Inter-chunk memory access latency Erik George Hallnor
• [m5sim-users] fast forwarding for instructions NILKANTH KAKADIYA
• [m5sim-users] fast forwarding help NILKANTH KAKADIYA
• [m5sim-users] VA/PA, asid in upper 16 bits Antti P Miettinen
  • Re: [m5sim-users] VA/PA, asid in upper 16 bits Steve Reinhardt
  • [m5sim-users] Re: VA/PA, asid in upper 16 bits Antti P Miettinen
  • Re: [m5sim-users] Re: VA/PA, asid in upper 16 bits Steve Reinhardt
  • [m5sim-users] Re: VA/PA, asid in upper 16 bits Antti P Miettinen
  • Re: [m5sim-users] Re: VA/PA, asid in upper 16 bits Steve Reinhardt
• [m5sim-users] m5sim-users now mirrored on gmane.org Steve Reinhardt

• Earlier messages
• Later messages