Hi, Recently I have pushed some new modules to 'core-models' branch that includes:
1. MOESI cache coherence logic : ptlsim/cache/moesiLogic.* 2. Global Directory Controller : ptlsim/cache/globalDirectory.* 3. Switch Interconnect : ptlsim/cache/switch.* These modules have been tested with Parsec benchmarks with ooo and atom cores. Along with these changes, many bug fixes has been done which makes Marss more stable. Also we have separated cache coherence logic and cache controller module which will help us to quickly develop new cache coherence protocols. The protocol API can be found in 'ptlsim/cache/coherenceLogic.h' file. With these new additions we have completed the To-Do list for 0.2 release. I am requesting everyone to pull the changes to test in your simulation setup so we can release more stable 0.2 version. Thanks, Avadh
_______________________________________________ http://www.marss86.org Marss86-Devel mailing list [email protected] https://www.cs.binghamton.edu/mailman/listinfo/marss86-devel
