Hello, I just started using MARSSx86 and would like to do cache related research work. My aim is to collect a shared L2 cache trace in a file, which contains for each thread all write and read memory accesses with the physical and logical address and the CoreID, which core had executed that thread. Of course, it also plays a crucial rule which threads were executed simultaneously.
I thought that each core could send a list of L2 cache lines (PhysicalAdress:CoreID:VirtualAddress:ThreadID:Read/Write), is it somehow possible? Should or can I modify the source code? Thanks in advance! Anikó Szajkó <http://linuxandfriends.com/2009/10/06/install-latex-in-ubuntu-linux/>
_______________________________________________ http://www.marss86.org Marss86-Devel mailing list [email protected] https://www.cs.binghamton.edu/mailman/listinfo/marss86-devel
