Could someone help me with this issue:

 I am new tp MARSSX86 and having a difficulty with the parsec2.1
run_bench command (for one benchmark: blackscholes) [ I am using a clean build 
> scons -Q c=1  without any edits on the model] :

./util/run_bench.py -c util/util.cfg -e -i 1 -d
test_run_results/parsecROI -n 4 parsecROI-single-core

The simulation completed with this message:

Simulation finished message sent
Completed all simulation runs.

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
But I am seeing that, my out and YML files are empty:
-rw-rw-r--. 1 johnsy johnsy 12268 Apr 16 17:13 blackscholes.log
-rw-rw-r--. 1 johnsy johnsy     0 Apr 16 17:13 blackscholes.out
-rw-rw-r--. 1 johnsy johnsy   314 Apr 16 17:13 blackscholes.simcfg
-rw-rw-r--. 1 johnsy johnsy     0 Apr 16 17:13 blackscholes.yml

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
blackscholes.log  -->
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

# End Machine Configuration
Dumped all machine configuration
Completed             0 cycles,             0 commits:         0 Hz,
      0 insns/sec: rip 00000000fffffff0
assit_ljmp: csbase: 4294963200 eip: 57435
RIP dont match at commit time:
SMT per-thread state for t0:
Fetchrip: 000000005576c820
SpecRRT:
  rax    r34  |  rcx    r35  |  rdx    r36  |  rbx    r37  |  rsp    r38  |  
rbp    r39  |  rsi    r40  |  rdi    r41  | 
  r8     r42  |  r9     r43  |  r10    r44  |  r11    r45  |  r12    r46  |  
r13    r47  |  r14    r48  |  r15    r49  | 
  xmml0  r43  |  xmmh0  r44  |  xmml1  r45  |  xmmh1  r46  |  xmml2  r47  |  
xmmh2  r48  |  xmml3  r49  |  xmmh3  r50  | 
  xmml4  r51  |  xmmh4  r52  |  xmml5  r53  |  xmmh5  r54  |  xmml6  r55  |  
xmmh6  r56  |  xmml7  r57  |  xmmh7  r58  | 
  xmml8  r59  |  xmmh8  r60  |  xmml9  r61  |  xmmh9  r62  |  xmml10 r63  |  
xmmh10 r64  |  xmml11 r65  |  xmmh11 r66  | 
  xmml12 r67  |  xmmh12 r68  |  xmml13 r69  |  xmmh13 r70  |  xmml14 r71  |  
xmmh14 r72  |  xmml15 r73  |  xmmh15 r74  | 
  fptos  r75  |  fpsw   r76  |  fptags r77  |  fpstack r78  |  msr    r79  |  
dlptr  r80  |  trace  r81  |  ctx    r82  | 
  rip    r4   |  flags  r50  |  dlend  r51  |  selfrip r52  |  nextrip r53  |  
ar1    r54  |  ar2    r55  |  zero   r0   | 
  mmx0   r83  |  mmx1   r84  |  mmx2   r56  |  mmx3   r57  |  mmx4   r58  |  
mmx5   r59  |  mmx6   r60  |  mmx7   r61  | 
  tr0    r62  |  tr1    r0   |  tr2    r0   |  tr3    r0   |  tr4    r0   |  
tr5    r0   |  tr6    r0   |  tr7    r0   | 
  zf     r62  |  cf     r62  |  of     r62  |  imm    r0   |  mem    r0   |  
tr8    r0   |  tr9    r0   |  tr10   r0   | 
CommitRRT:
  rax    r34  |  rcx    r35  |  rdx    r36  |  rbx    r37  |  rsp    r38  |  
rbp    r39  |  rsi    r40  |  rdi    r41  | 
  r8     r42  |  r9     r43  |  r10    r44  |  r11    r45  |  r12    r46  |  
r13    r47  |  r14    r48  |  r15    r49  | 
  xmml0  r43  |  xmmh0  r44  |  xmml1  r45  |  xmmh1  r46  |  xmml2  r47  |  
xmmh2  r48  |  xmml3  r49  |  xmmh3  r50  | 
  xmml4  r51  |  xmmh4  r52  |  xmml5  r53  |  xmmh5  r54  |  xmml6  r55  |  
xmmh6  r56  |  xmml7  r57  |  xmmh7  r58  | 
  xmml8  r59  |  xmmh8  r60  |  xmml9  r61  |  xmmh9  r62  |  xmml10 r63  |  
xmmh10 r64  |  xmml11 r65  |  xmmh11 r66  | 
  xmml12 r67  |  xmmh12 r68  |  xmml13 r69  |  xmmh13 r70  |  xmml14 r71  |  
xmmh14 r72  |  xmml15 r73  |  xmmh15 r74  | 
  fptos  r75  |  fpsw   r76  |  fptags r77  |  fpstack r78  |  msr    r79  |  
dlptr  r80  |  trace  r81  |  ctx    r82  | 
  rip    r3   |  flags  r50  |  dlend  r51  |  selfrip r52  |  nextrip r53  |  
ar1    r54  |  ar2    r55  |  zero   r0   | 
  mmx0   r83  |  mmx1   r84  |  mmx2   r56  |  mmx3   r57  |  mmx4   r58  |  
mmx5   r59  |  mmx6   r60  |  mmx7   r61  | 
  tr0    r0   |  tr1    r0   |  tr2    r0   |  tr3    r0   |  tr4    r0   |  
tr5    r0   |  tr6    r0   |  tr7    r0   | 
  zf     r50  |  cf     r50  |  of     r50  |  imm    r0   |  mem    r0   |  
tr8    r0   |  tr9    r0   |  tr10   r0   | 
ROB head 0 to tail 2 (2 entries):
rob 0   uuid                6 rip 0x0000000fe05b ready-to-commit          SOM   
  @ all  collcc       r62  tr0          = r50@int                       r50@int 
                      r50@int                       
rob 1   uuid                7 rip 0x0000000fe05b ready-to-commit              
EOM @ all  bru          r4   rip          = r0@int                        
r0@int                        r0@int                        


It stopped at cycle 0.

Ddo



_______________________________________________
http://www.marss86.org
Marss86-Devel mailing list
[email protected]
https://www.cs.binghamton.edu/mailman/listinfo/marss86-devel

Reply via email to