Hello,
I add some statistics of page fault accord to this mail
http://comments.gmane.org/gmane.comp.emulators.marss86/746
<http://comments.gmane.org/gmane.comp.emulators.marss86/746>. And I run PARSEC
benchmark suite twice with 2GB and 4GB memory size respectively. However,
enlarging the memory size does not improve the system performance (i.e. IPC) of
different benchmarks in the PARSEC. Some benchmarks are improved, the others
are degraded up to 20%. I also check the statistics of page fault, some of them
increase. It does not make sense. Per my understanding, enlarging memory size
should not increase page fault rate and degrade the system performance. Could
you help to explain it? Thank you. And I also have following questions, thank
you for answering in advance. It is better if you could help to point out the
source code.
1. How does Marssx86 to load a new page from disk and mimic the latency? I read
the source code, the handle_common_load_store_exceptions() seems to implement
this but I do not find the latency of page fault.
2. How does Marssx86 take memory size into consideration while allocating a new
page? If there is no free page, some page will be swapped out and wrote back to
disk.
Thank you,
Yuhua Guo
_______________________________________________
http://www.marss86.org
Marss86-Devel mailing list
[email protected]
https://www.cs.binghamton.edu/mailman/listinfo/marss86-devel