Hi all, I am working on capacitor placement for power factor (PF) improvement.
The capacitor is modeled as BS in the bus matrix. While the PF is computer as ratio of sum of Pgen to Sum of Sgen. My results shows improve PF, but the losses are increasing. My expectations is that the losses will also reduce. Any help and guidance is appreciated.
