On Tuesday, May 16, 2017 9:51:03 AM PDT Anuj Phogat wrote: > v1: By Ben Widawsky <benjamin.widaw...@intel.com> > v2: v1 had an assert only for VS. Add the restriction for GS, HS and > DS as well and make sure the allocated sizes are not multiple of 3. > v3: Move the entry_size checks in to compiler code (Ken) > > Signed-off-by: Anuj Phogat <anuj.pho...@gmail.com> > Cc: Kenneth Graunke <kenn...@whitecape.org> > --- > src/intel/compiler/brw_shader.cpp | 8 ++++++++ > src/intel/compiler/brw_vec4.cpp | 11 +++++++++-- > src/intel/compiler/brw_vec4_gs_visitor.cpp | 11 +++++++++-- > src/intel/compiler/brw_vec4_tcs.cpp | 7 +++++++ > src/mesa/drivers/dri/i965/gen7_urb.c | 1 + > 5 files changed, 34 insertions(+), 4 deletions(-)
Reviewed-by: Kenneth Graunke <kenn...@whitecape.org>
signature.asc
Description: This is a digitally signed message part.
_______________________________________________ mesa-dev mailing list mesa-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/mesa-dev
