Hi, I'm using i.MX6 board which has dw-hdmi Synopsys DesignWare HDMI Controller. I 'm using linux-3.10 kernel version which doesn't have DRM support for Synopsys. So, I back ported drm driver from linux-4.8.
Driver probed happend successfully. Following is dmesg [ 1.642015] imx-drm display-subsystem: bound 120000.hdmi (ops dw_hdmi_imx_ops) [ 1.649845] imx-drm display-subsystem: bound 2000000.aips-bus:ldb@020e0008 (ops imx_ldb_ops) I got following error, imx-ldb ldb.15: unable to set di1 parent clock to original parent So' I ported following patch from mainline kernel, https://patchwork.kernel.org/patch/9336099/ After this I'm getting following error, clk_pllv3_set_rate: cannot configure divider when PLL is powered on I'm not getting any clue to fix this error. Doen any other patch is required to fix this issue?
-- _______________________________________________ meta-freescale mailing list [email protected] https://lists.yoctoproject.org/listinfo/meta-freescale
