Mark,
Thank you for the status update.
Following your recent merges to 'scarthgap', I have already started the
porting process of my layer targeting this specific branch of
meta-xilinx. From my experience so far, it seems the meta-xilinx layer
is better documented than in the past. As you are the author of many
commits behind that improvement, thank you for that. Nice job!
On 10.06.2024 17:08, Mark Hatle wrote:
With that said, as I've said repeatably for the past 4 years. AMD
does not support the u-boot SPL flow, HOWEVER, if someone in the
community will submit patches and test cases I will be happy to
include it in the layer. The reality is that I don't have time to
support a flow I don't understand. The default, supported blow uses
the bootgen/boot.bin mechanism that starts with 'fsbl' ->
'pmu-firmware'/'atf' -> u-boot. Deviating from this flow will
prevent certain on-chip security features, which is why we don't
support it as an organization. Again, I want to have this support
added to meta-xilinx but I won't be the one implementing it, I simply
do not have the time.
In case of a successful port, I could try to share recipes for the
u-boot SPL flow. What do you mean by the test cases specifically here?
Adrian
-=-=-=-=-=-=-=-=-=-=-=-
Links: You receive all messages sent to this group.
View/Reply Online (#5423):
https://lists.yoctoproject.org/g/meta-xilinx/message/5423
Mute This Topic: https://lists.yoctoproject.org/mt/106501087/21656
Group Owner: [email protected]
Unsubscribe: https://lists.yoctoproject.org/g/meta-xilinx/unsub
[[email protected]]
-=-=-=-=-=-=-=-=-=-=-=-
