======================================================================
                            2nd CALL FOR PAPERS
======================================================================
                               FDL 2009
               Forum on specification & Design Languages

                        September 22-24, 2009

                       Sophia Antipolis, France
                           www.ecsi.org/fdl

       General Chair: Prof. Dominique Borrione, TIMA Laboratory

                      Technical co-sponsorship:
          IEEE, IEEE Computer Society and IEEE France Section



FDL2009 will be co-located with:
   - SAME 2009 conference www.same-conference.org
   - DASIP 2009 conference: www.ecsi.org/dasip
   - new event on System and SoC Debug

======================================================================
IMPORTANT DATES

Paper submissions:                              March 31
Special session & embedded tutorial proposals:  April 30 
Notification of acceptance:                     May 15 
Presenter's delivery of final version 
of accepted papers and registration:            July 10 
Proposal for on-site meetings                   September 01 
FDL 2009                                        September 22-24

======================================================================
SCOPE OF CONFERENCE

FDL is the international forum to exchange experiences and learn new 
trends in the application of languages and their associated design 
methods and tools for the design of electronic systems. The Forum is 
organized around Thematic Areas (TA) (described below) and includes 
working sessions, poster sessions, embedded tutorials, panels and 
technical discussions. Industrial Workshops and Fringe Meetings such 
as user group or standardization meetings are also held in conjunction 
with the Forum.

----------------------------------------------------------------------
ABD TA: Assertion Based Design, Verification & Debug
Chair: Hans Eveking  Technische Universit‰t Darmstadt, Germany 
[email protected] 

The assertion of formal properties provides 
a uniform expression of expected system behavior, or constraints that 
are assumed on the environment, for a variety of design tasks: 
verification of functional correctness, generation of test stimuli, 
synthesis of observation monitors and on-line tests, model checking on 
the reachable state space, direct synthesis from assertions, etc. 
Standardized formalisms such as PSL and SystemVerilog assertions were 
initially intended for synthesizable RTL; their application is now 
considered at transaction levels and for mixed system designs. The ABD 
Thematic Area welcomes research contributions, tool demonstrations, 
reports on standardization activities and effective applications in 
all aspects of innovative property expression and processing, with an 
emphasis on frontier design levels, verification, automatic synthesis 
and mechanized debug aids. 

----------------------------------------------------------------------
CSD TA: C/C++-Based System Design
Chair: Frank Oppenheimer  OFFIS, Germany
[email protected] 

The CSD TA addresses language-based modeling and design techniques for 
simulation, debugging, transformation, and analysis of 
hardware/software embedded systems. C/C++ based design methodologies 
are entering productive industrial design flows especially after the 
IEEE standardization of SystemC. Hence, the lion's share of 
contributions uses SystemC and its extensions to illustrate the 
scientific approach. However, articles using languages like UML, 
functional languages, System Verilog are very welcome, especially if 
they address interoperability between modeling languages and 
heterogeneous models of computations. Topics of interest also include 
embedded software modeling techniques and technology or domain 
specific approaches, e.g. for signal processing applications or 
reconfigurable computing platforms. New mechanisms for abstraction 
like transaction level modeling (TLM) or IP-XACT and their 
implications on IP-based system design or system synthesis are in the 
scope of this workshop as well as innovative industrial case studies.

----------------------------------------------------------------------
EAMS TA: Embedded Analog and Mixed-Signal System Design
Chair: Sorin A. Huss  Technische Universitaet Darmstadt, Germany, 
[email protected] 

Modern information processing systems frequently combine analog, RF, 
power electronic, or even non-electrical components with complex 
digital hardware and an increasing share of software into an embedded 
system. The aggregation and tight interaction of such components 
within one data processing system is a challenge: specification, 
modeling,simulation, (symbolic) analysis, verification, design, 
(virtual) prototyping, or even synthesis of analog, mixed-signal, and 
heterogeneous systems, i.e., embedded systems processing both discrete 
and continuous signals, are highly complex issues. Furthermore, 
physical effects are of an increasing impact and have to be considered 
even at system level. 
Languages, models, representations, and tools such as VHDL-AMS, 
Verilog-AMS, SystemC-AMS, Modelica, Matlab/Simulink, Hybrid Automata 
or even SysML are emerging to support such issues starting from 
transistor level analog circuit up to system level design. The EAMS 
Thematic Area aims at presenting latest research activities, design
experiences, and standardization issues related to these topics.

----------------------------------------------------------------------
UMES TA: UML and MDE for Embedded System Specification & Design
Chair: Pierre Boulet  LIFL, Lille, France
[email protected] 

Model driven methods, mostly based on the Unified Modeling Language, 
increasingly support semi-formal methods for system level design of 
complex embedded systems including highly programmable platforms and 
heterogeneous Systems-on-Chip. Current design methods do not close the 
gap from specification to (automatic) synthesis yet. UMES related 
research topics in this field are Executable UML, model driven 
development, model transformations, UML semantics, meta-modeling 
(e.g. for SystemC and other System Description Languages or HDLs), 
UML profiles (SysML, MARTE, UML for SoC, ...), formalization of UML 
towards domain specific languages for simulation and synthesis. Other 
welcomed topics are standardization work, modeling languages for real-
time and embedded systems, model driven techniques for performance 
analysis, validation and verification, SDL, AADL, OCL, XMI and 
practical design experiences with UML or model driven engineering 
(MDE) approaches.

======================================================================
PAPER SUBMISSION

Regular papers: provide comprehensive details on innovative and 
complete research or applicative  work with evidence of experimental 
results. Regular papers may also include proposals for  
standardization. Accepted regular papers will be presented with 
slides. Presenters of regular papers will also be encouraged to 
bring posters. Some regular paper submissions may be accepted as 
short papers with poster presentation.

Short papers: authors are encouraged to outline work in progress, 
industrial case studies, or user  experiences with short papers. 
Accepted short papers will be presented as posters in dedicated 
sessions, allowing to present advances achieved since submission.

Format of paper: All papers should be formatted to fit the final 
format of A4 double column, min. 2 cm  left and right margins, 
single-spaced, Times New Roman font of min. 10pt. Short papers 
should not exceed 2 pages, and regular papers should not exceed 
6 pages. All papers must include a short abstract, all required 
figures, tables, and references.

Blind review: The submitted paper must not mention names and 
affiliations of the authors. 

Originality: Submitted papers are required to describe under  
consideration for publication elsewhere.

Submission: www.ecsi.org/fdl

REQUIREMENTS FOR PRESENTATION
Authors of accepted papers will have to deliver the final version of 
the papers including recommended changes from reviewers, a copyright 
release form (which will be provided) and at least as many author 
registrations at the Forum as there are presented papers.

======================================================================
PUBLICATION
Accepted papers will be published in the IEEE digital library, thereby 
being indexed and available via IEEExplore. Accepted papers will be 
also published in electronic version (USB) to be made available to 
registered Forum participants.  After the conference papers and 
presentations will be published at the ECSI web page together with the 
keynote presentations (if no confidentiality issues are pending) and 
tutorial documents. In addition, the authors of the best regular 
papers will be invited to prepare an extended manuscript for 
publication in an edited book from Springer Science
+ Business Media publisher after the event.

======================================================================
EMBEDDED TUTORIALS
Proposals for half-day (4 hours) embedded tutorials on specific topics 
around any of the four workshops will be accepted depending on topic 
relevance and evidence of a comprehensive agenda. A one page 
description of the tutorial including title, presenters, contents, and 
the relevant
track(s) should be sent to [email protected]. A maximum of three tutorial 
authors is recommended. Accepted tutorials will get one free 
registration to the Forum per tutorial.
 
======================================================================
PANELS, SPECIAL SESSIONS, WORKING GROUPS, PROJECT MEETINGS Proposal 
for special sessions (panels, working sessions, standardization or 
user group meetings, etc.) around any of the four TA tracks are 
invited and will be accepted depending on their relevance and interest 
to the audience.
They will be embedded in regular workshops. A one page description 
including title, participants, contents, and the relevant track(s) 
should be sent to [email protected]. 

======================================================================
DEMONSTRATIONS
Companies, universities or other organizations providing innovative 
tools and environments for the topics described above will find in 
FDL an opportunity to make demonstration of them to the attendees. 
Proposals should go as soon as possible to [email protected].

======================================================================
ORGANIZATION
General Chair
[email protected]
 
Secretariat
ECSI Office
[email protected]
Ph: +33 4 76 63 49 34
Fax: +33 4 76 42 87 87

======================================================================
PROGRAM COMMITTEE
List of FDL PC Members is presented at:  www.ecsi.org/fdl 
 
======================================================================
STEERING COMMITTEE
Dominique Borrione
Pierre Boulet
Christoph Grimm
Sorin Huss
Jean Mermet
Adam Morawiec
Martin Radetzki
Wolfgang Rosenstiel
Kari Tiensyrja
Alain Vachoux
Eugenio Villar 
 
======================================================================
CO-SPONSOR CONTACTS
Victor Berman, Accellera
Jean-Marie Saint-Paul, Mentor
Fiona Turner, IET
Wolfgang Stronski, Cadence
Karl Schenk, Microswiss
Pierre Bricaud, Synopsys
 
======================================================================
PROCEEDINGS
>From previous FDL conferences are available on the FDL Website.
======================================================================

Please, transfer this message to persons interested in this topic!
We apologize if you've received multiple copies of this message!

If you don't wish to receive e-mails concerning the ECSI activities, 
please reply to this message with the subject REMOVE.
======================================================================


_________________________________________________________________________________
mozart-users mailing list                               
[email protected]
http://www.mozart-oz.org/mailman/listinfo/mozart-users

Reply via email to