Hi
I've got a 7.372MHz Crystal on XT1 with the attached code...
void startXTAL(void) {
unsigned int j;
BCSCTL1 |= XTS; // ACLK = LFXT1 = HF XTAL
do {
IFG1 &= ~OFIFG; // Clear OSCFault flag
for (j = 0xFF; j > 0; j--); // Time for flag to set
} while ((IFG1 & OFIFG) == OFIFG);
BCSCTL2 |= SELM1+SELM0; // MCLK = LFXT1 (safe)
}
Kind regards
Riaan
-----Original Message-----
From: [email protected]
[mailto:[email protected]] On Behalf Of Jens Prüfer
Sent: 23 June 2004 15:58
To: [email protected]
Subject: [Mspgcc-users] slightly off topic: msp430f149 FLL question
Hello,
I got TI's msp430f149 development board that comes with the JTAG interface, a
ZIF socket for the QFP64 chips and a lose 32.768 kHz crystal. Has anyone ever
gotten the system up to 8 MHz using that kit? All examples I can find are
utilizing a seperate 8 MHz crystal on the XT2 input.
However, the documentation states, it is possible to use the LF crystal
instead and set up some registers with correct multipliers etc. to generate
the 8 MHz MCLK. Unfortunately the documentation is incomprehensible to me and
there is no sample code whatsoever how to set everything up.
Has anyone here ever used the FLL got it up and running? I'd appreciate some
documented code snippet how and which registers to set up. I already see the
difficulty getting the right load capacitors set up because the shipped
crystal requires 12.5 pF.
I wish TI had better documentation on that clock FLL with all registered and
possible settings listed in a well documented table.
Cheers
Jens
-------------------------------------------------------
This SF.Net email sponsored by Black Hat Briefings & Training. Attend Black Hat
Briefings & Training, Las Vegas July 24-29 -
digital self defense, top technical experts, no vendor pitches,
unmatched networking opportunities. Visit www.blackhat.com
_______________________________________________
Mspgcc-users mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/mspgcc-users
