From: Ido Schimmel <ido...@nvidia.com>
This patch set implements initial eXtended Mezzanine (XM) router
support.
The XM is an external device connected to the Spectrum-{2,3} ASICs using
dedicated Ethernet ports. Its purpose is to increase the number of
routes that can be offloaded to hardware. This is achieved by having the
ASIC act as a cache that refers cache misses to the XM where the FIB is
stored and LPM lookup is performed.
Future patch sets will add more sophisticated cache flushing and
selftests that utilize cache counters on the ASIC, which we plan to
expose via devlink-metric [1].
Patch set overview:
Patches #1-#2 add registers to insert/remove routes to/from the XM and
to enable/disable it. Patch #3 utilizes these registers in order to
implement XM-specific router low-level operations.
Patches #4-#5 query from firmware the availability of the XM and the
local ports that are used to connect the ASIC to the XM, so that netdevs
will not be created for them.
Patches #6-#8 initialize the XM by configuring its cache parameters.
Patch #9-#10 implement cache management, so that LPM lookup will be
correctly cached in the ASIC.
Patches #11-#13 implement cache flushing, so that routes
insertions/removals to/from the XM will flush the affected entries in
the cache.
Patch #14 configures the ASIC to allocate half of its memory for the
cache, so that room will be left for other entries (e.g., FDBs,
neighbours).
Patch #15 starts using the XM for IPv4 route offload, when available.
v2:
* Patch #13: Fix GENMASK() high bit to build correctly on 32 bits
(Jakub)
[1] https://lore.kernel.org/netdev/20200817125059.193242-1-ido...@idosch.org/
Jiri Pirko (15):
mlxsw: reg: Add XM Direct Register
mlxsw: reg: Add Router XLT Enable Register
mlxsw: spectrum_router: Introduce XM implementation of router
low-level ops
mlxsw: pci: Obtain info about ports used by eXtended mezanine
mlxsw: Ignore ports that are connected to eXtended mezanine
mlxsw: reg: Add Router XLT M select Register
mlxsw: reg: Add XM Lookup Table Query Register
mlxsw: spectrum_router: Introduce per-ASIC XM initialization
mlxsw: reg: Add XM Router M Table Register
mlxsw: spectrum_router_xm: Implement L-value tracking for M-index
mlxsw: reg: Add Router LPM Cache ML Delete Register
mlxsw: reg: Add Router LPM Cache Enable Register
mlxsw: spectrum_router_xm: Introduce basic XM cache flushing
mlxsw: spectrum: Set KVH XLT cache mode for Spectrum2/3
mlxsw: spectrum_router: Use eXtended mezzanine to offload IPv4 router
drivers/net/ethernet/mellanox/mlxsw/Makefile | 1 +
drivers/net/ethernet/mellanox/mlxsw/cmd.h | 30 +
drivers/net/ethernet/mellanox/mlxsw/core.c | 12 +
drivers/net/ethernet/mellanox/mlxsw/core.h | 12 +-
drivers/net/ethernet/mellanox/mlxsw/minimal.c | 3 +-
drivers/net/ethernet/mellanox/mlxsw/pci.c | 33 +-
drivers/net/ethernet/mellanox/mlxsw/reg.h | 585 ++++++++++++-
.../net/ethernet/mellanox/mlxsw/spectrum.c | 5 +
.../ethernet/mellanox/mlxsw/spectrum_router.c | 23 +-
.../ethernet/mellanox/mlxsw/spectrum_router.h | 10 +
.../mellanox/mlxsw/spectrum_router_xm.c | 812 ++++++++++++++++++
11 files changed, 1518 insertions(+), 8 deletions(-)
create mode 100644 drivers/net/ethernet/mellanox/mlxsw/spectrum_router_xm.c
--
2.29.2
