I don't think these are related. The problem is in test2, not in test19 (the 
serialization test). Sparc64 JIT has not implemented yet. ARM 64 supports 
unaligned access, so a possible alignment issue is unusual. Perhaps the program 
counter is executing something from a wrong address.

Petr, please run "gdb --args ./pcre2test -q -S 16 -8 -jit ./testdata/testinput2 
testtry", and start the program with "r". When it crashes, please type "bt 10" 
and "disassemble $pc-128,$pc+128" and send me the output. I think it is enough 
to send me the dump privately.

Regards,
Zoltan

[email protected] írta:
>On Thu, 26 Feb 2015, Giuseppe D'Angelo wrote:
>
>> On 26 February 2015 at 12:39, Zoltán Herczeg <[email protected]> wrote:
>> > The message "bus error" is also interesting, not the usual "segmentation 
>> > fault". I don't know this error, but according to wikipedia, a bus error 
>> > is a fault raised by hardware when a process is trying to access memory 
>> > that the CPU cannot physically address.
>> 
>> It's also raised in some "more common" scenarios, such as misaligned
>> memory access, or access beyond the end of a memory-mapped file. Maybe
>> qemu is allowing an unaligned access that the native CPU would
>> disallow for some reason. 
>
>I recently fixed a misaligned memory bug that showed up on SPARC 64-bit.
>I think it was also a "bus error". The patch was in the
>pcre2_serialize.c file, but I cannot remember whether the fix was before
>or after the -RC1 tarball was made. The bug was not related to JIT, but
>I think there are still JIT issues with SPARC 64-bit, aren't there? 
>Could this be related?
>
>Philip
>
>-- 
>Philip Hazel


-- 
## List details at https://lists.exim.org/mailman/listinfo/pcre-dev 

Reply via email to