Hi Bill,
Are you aware that there is a footprint for this chip shown in the free
IPC7351 Viewer? You can download the viewer from:
http://www.pcblibraries.com/resources/files/IPC-7351/IPC_Viewer_V4-00B.zip
Look in the QFN footprints, and select from the "least", "nominal", or
"most" library - according to your needs/wants. The specific 'nominal'
library footprint for this chip would be QFN50P800X800X100-57V2N.
Regards - Harry
At 12:31 PM 12/1/05, you wrote:
I have a Analog devices part, 56-lead Lead Frame Chip Scale Package LFCSP
with an 8X8 mm body CP-56 supposed to be compliant with JEDEC MO-220-VLLD-2.
Having a tough time locating a recommended footprint for this one...
Any help?
Also any issues with mounting? Since this is a direct to board soldered
device, it may be subject to CTE mismatches and the like... anyone have
experience with this part?
Here's a link to the part description.
http://www.analog.com/UploadedFiles/Packages/352655155839944545242119821CP_5
6.pdf
Bill Brooks - KG6VVP
PCB Design Engineer, C.I.D.+, C.I.I.
Tel: (760)597-1500 Ext 3772 Fax: (760)597-1510
Datron World Communications, Inc.
_______________________________________
San Diego Chapter of the IPC Designers Council
Communications Officer, Web Manager
http://dcchapters.ipc.org/SanDiego/
http://pcbwizards.com
SNIP
____________________________________________________________
You are subscribed to the PEDA discussion forum
To Post messages:
mailto:[email protected]
Unsubscribe and Other Options:
http://techservinc.com/mailman/listinfo/peda_techservinc.com
Browse or Search Old Archives (2001-2004):
http://www.mail-archive.com/[email protected]
Browse or Search Current Archives (2004-Current):
http://www.mail-archive.com/[email protected]
