Author: Richard Plangger <[email protected]>
Branch: vecopt
Changeset: r78170:e5cf1e51db67
Date: 2015-06-18 11:43 +0200
http://bitbucket.org/pypy/pypy/changeset/e5cf1e51db67/
Log: typo in arm assembler.py
diff --git a/rpython/jit/backend/arm/assembler.py
b/rpython/jit/backend/arm/assembler.py
--- a/rpython/jit/backend/arm/assembler.py
+++ b/rpython/jit/backend/arm/assembler.py
@@ -269,7 +269,7 @@
#
self._push_all_regs_to_jitframe(mc, [], self.cpu.supports_floats,
callee_only)
## args are in their respective positions
- mlc.PUSH([r.ip.value, r.lr.value])
+ mc.PUSH([r.ip.value, r.lr.value])
mc.BLX(r.r4.value)
self._reload_frame_if_necessary(mc)
self._pop_all_regs_from_jitframe(mc, [], supports_floats,
_______________________________________________
pypy-commit mailing list
[email protected]
https://mail.python.org/mailman/listinfo/pypy-commit
