Branch: refs/heads/staging
Home: https://github.com/qemu/qemu
Commit: d9a4282c4b690e45d25c2b933f318bb41eeb271d
https://github.com/qemu/qemu/commit/d9a4282c4b690e45d25c2b933f318bb41eeb271d
Author: Stefan Hajnoczi <[email protected]>
Date: 2025-03-09 (Sun, 09 Mar 2025)
Changed paths:
M accel/tcg/cputlb.c
M accel/tcg/internal-common.h
M accel/tcg/meson.build
M accel/tcg/tb-internal.h
M accel/tcg/tcg-accel-ops-icount.c
M accel/tcg/tcg-accel-ops-mttcg.c
M accel/tcg/tcg-accel-ops-rr.c
M accel/tcg/tcg-accel-ops.c
M accel/tcg/tcg-runtime-gvec.c
M accel/tcg/tcg-runtime.c
M accel/tcg/watchpoint.c
M cpu-target.c
M host/include/aarch64/host/atomic128-cas.h
R host/include/aarch64/host/atomic128-ldst.h
A host/include/aarch64/host/atomic128-ldst.h.inc
R host/include/generic/host/atomic128-cas.h
A host/include/generic/host/atomic128-cas.h.inc
R host/include/generic/host/atomic128-ldst.h
A host/include/generic/host/atomic128-ldst.h.inc
R host/include/loongarch64/host/atomic128-ldst.h
A host/include/loongarch64/host/atomic128-ldst.h.inc
R host/include/x86_64/host/atomic128-ldst.h
A host/include/x86_64/host/atomic128-ldst.h.inc
M host/include/x86_64/host/load-extract-al16-al8.h.inc
M hw/intc/armv7m_nvic.c
M hw/ppc/spapr_nested.c
M hw/sh4/sh7750.c
A include/accel/tcg/getpc.h
M include/exec/cpu-all.h
M include/exec/cpu-defs.h
A include/exec/cpu-interrupt.h
M include/exec/cputlb.h
M include/exec/exec-all.h
M include/exec/poison.h
M include/exec/ram_addr.h
M include/exec/target_page.h
M include/qemu/atomic128.h
M linux-user/main.c
M page-target.c
M page-vary-target.c
M system/meson.build
M system/physmem.c
M system/watchpoint.c
M target/alpha/helper.c
M target/alpha/sys_helper.c
M target/arm/helper.c
M target/arm/tcg/tlb-insns.c
M target/avr/helper.c
M target/hppa/mem_helper.c
M target/i386/helper.c
M target/i386/machine.c
M target/i386/tcg/fpu_helper.c
M target/i386/tcg/misc_helper.c
M target/i386/tcg/system/excp_helper.c
M target/i386/tcg/system/misc_helper.c
M target/i386/tcg/system/svm_helper.c
M target/loongarch/tcg/csr_helper.c
M target/loongarch/tcg/tlb_helper.c
M target/m68k/helper.c
M target/microblaze/helper.c
M target/microblaze/mmu.c
M target/mips/system/cp0.c
M target/mips/tcg/system/cp0_helper.c
M target/mips/tcg/system/tlb_helper.c
M target/openrisc/mmu.c
M target/openrisc/sys_helper.c
M target/ppc/helper_regs.c
M target/ppc/misc_helper.c
M target/ppc/mmu_helper.c
M target/riscv/cpu_helper.c
M target/riscv/csr.c
M target/riscv/op_helper.c
M target/riscv/pmp.c
M target/rx/cpu.c
M target/s390x/gdbstub.c
M target/s390x/sigp.c
M target/s390x/tcg/excp_helper.c
M target/s390x/tcg/mem_helper.c
M target/s390x/tcg/misc_helper.c
M target/sh4/helper.c
M target/sparc/ldst_helper.c
M target/sparc/mmu_helper.c
M target/tricore/helper.c
M target/xtensa/helper.c
M target/xtensa/mmu_helper.c
Log Message:
-----------
Merge tag 'pull-tcg-20250308' of https://gitlab.com/rth7680/qemu into staging
include/qemu: Tidy atomic128 headers.
include/exec: Split out cpu-interrupt.h
include/exec: Split many tlb_* declarations to cputlb.h
include/accel/tcg: Split out getpc.h
accel/tcg: system: Compile some files once
linux-user/main: Allow setting tb-size
# -----BEGIN PGP SIGNATURE-----
#
# iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmfMyz8dHHJpY2hhcmQu
# aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV9D/Af/Vh5PMtYjL+Mw2NQn
# Vmqbv+joiqswAxI8PmZZzEBJ06j4pCLXn+r/2nr+sEwLmrI4BI40Vxx5c5puftoZ
# GDGGclskF/pId5TE96TCEr8AoJgeNSSv4WxbINFTZRsRP4voZFHpU6mTz6B0Nnq5
# GS/k6c7+VcYbHIPD0RcIWwBlQv11uUAcnaygkNSsy+theUseOzTPTN/XGfTprf/6
# 1sxlmtt6QcQ88bBJJbiNwqbjWGxANcSUspRo0sstpVr8ApkXNl7WSkWYRBhBa5oc
# iu0tixdCIoqqcCJy9/YVyIkmmwWeRUkbQqBeKf0o5xPnhmO3kfeezvERSDvDViAH
# K9BVBw==
# =7vra
# -----END PGP SIGNATURE-----
# gpg: Signature made Sun 09 Mar 2025 06:57:03 HKT
# gpg: using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
# gpg: issuer "[email protected]"
# gpg: Good signature from "Richard Henderson <[email protected]>"
[full]
# Primary key fingerprint: 7A48 1E78 868B 4DB6 A85A 05C0 64DF 38E8 AF7E 215F
* tag 'pull-tcg-20250308' of https://gitlab.com/rth7680/qemu: (23 commits)
accel/tcg: Build tcg-runtime-gvec.c once
accel/tcg: Build tcg-runtime.c once
qemu/atomic128: Include missing 'qemu/atomic.h' header
qemu/atomic: Rename atomic128-ldst.h headers using .h.inc suffix
qemu/atomic: Rename atomic128-cas.h headers using .h.inc suffix
accel/tcg: Split out getpc.h
accel/tcg: Restrict GETPC_ADJ to 'tb-internal.h'
accel/tcg: Build tcg-accel-ops-mttcg.c once
accel/tcg: Build tcg-accel-ops-rr.c once
accel/tcg: Build tcg-accel-ops-icount.c once
accel/tcg: Build tcg-accel-ops.c once
system: Build watchpoint.c once
exec: Declare tlb_flush*() in 'exec/cputlb.h'
exec: Declare tlb_hit*() in 'exec/cputlb.h'
exec: Declare tlb_set_page() in 'exec/cputlb.h'
exec: Declare tlb_set_page_with_attrs() in 'exec/cputlb.h'
exec: Declare tlb_set_page_full() in 'exec/cputlb.h'
exec: Declare tlb_reset_dirty*() in 'exec/cputlb.h'
accel/tcg: Compile watchpoint.c once
include/exec: Split out exec/cpu-interrupt.h
...
Signed-off-by: Stefan Hajnoczi <[email protected]>
To unsubscribe from these emails, change your notification settings at
https://github.com/qemu/qemu/settings/notifications
