Branch: refs/heads/staging
Home: https://github.com/qemu/qemu
Commit: c22e943ea195c121246de4301b65f9564248f40e
https://github.com/qemu/qemu/commit/c22e943ea195c121246de4301b65f9564248f40e
Author: Alex Bennée <[email protected]>
Date: 2025-12-09 (Tue, 09 Dec 2025)
Changed paths:
M target/arm/hvf/hvf.c
Log Message:
-----------
Revert "target/arm: Re-use arm_is_psci_call() in HVF"
This breaks a pure HVF (--disable-tcg) build because the fallback stub
will always report false.
This reverts commit 4695daacc068cd0aa9a91c0063c4f2a9ec9b7ba1.
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Tested-by: Christian Stussak <[email protected]>
Message-ID: <[email protected]>
Signed-off-by: Alex Bennée <[email protected]>
Commit: 2a425aae0b5c9ab162cb9cc9bb8064f5e909bdc2
https://github.com/qemu/qemu/commit/2a425aae0b5c9ab162cb9cc9bb8064f5e909bdc2
Author: Alex Bennée <[email protected]>
Date: 2025-12-09 (Tue, 09 Dec 2025)
Changed paths:
M target/arm/hvf/hvf.c
Log Message:
-----------
target/arm: ensure PSCI register updates are flushed
When we handle a host call we report state back to the caller via
registers. Set vcpu_dirty to indicate QEMU is currently the reference
and hoist the flush_cpu_state() and make the call unconditional.
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/3228
Tested-by: Christian Stussak <[email protected]>
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-ID: <[email protected]>
Signed-off-by: Alex Bennée <[email protected]>
Commit: d10019372467edac05b783deff7fa9ef830545d7
https://github.com/qemu/qemu/commit/d10019372467edac05b783deff7fa9ef830545d7
Author: Alex Bennée <[email protected]>
Date: 2025-12-09 (Tue, 09 Dec 2025)
Changed paths:
M target/arm/hvf/hvf.c
Log Message:
-----------
target/arm: make HV_EXIT_REASON_CANCELED leave hvf_arch_vcpu_exec
Without this we can spin tightly in the main HVF dispatch loop and
never release the lock long enough. As a result the HMP never gets to
run and shutting down the system deadlocks.
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/3228
Reviewed-by: Philippe Mathieu-Daudé <[email protected]>
Message-ID: <[email protected]>
Signed-off-by: Alex Bennée <[email protected]>
Commit: dd77ef99aa0280c467fe8442b4238122899ae6cf
https://github.com/qemu/qemu/commit/dd77ef99aa0280c467fe8442b4238122899ae6cf
Author: Alex Bennée <[email protected]>
Date: 2025-12-09 (Tue, 09 Dec 2025)
Changed paths:
M target/arm/tcg/tlb_helper.c
Log Message:
-----------
target/arm: handle unaligned PC during tlb probe
PC alignment faults have priority over instruction aborts and we have
code to deal with this in the translation front-ends. However during
tb_lookup we can see a potentially faulting probe which doesn't get a
MemOp set. If the page isn't available this results in
EC_INSNABORT (0x20) instead of EC_PCALIGNMENT (0x22).
As there is no easy way to set the appropriate MemOp in the
instruction fetch probe path lets just detect it in
arm_cpu_tlb_fill_align() ahead of the main alignment check. We also
teach arm_deliver_fault to deliver the right syndrome for
MMU_INST_FETCH alignment issues.
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/3233
Tested-by: Jessica Clarke <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Message-ID: <[email protected]>
Signed-off-by: Alex Bennée <[email protected]>
Commit: 17313df8799b3e0c6728dc185ae4be09d0578dfa
https://github.com/qemu/qemu/commit/17313df8799b3e0c6728dc185ae4be09d0578dfa
Author: Richard Henderson <[email protected]>
Date: 2025-12-09 (Tue, 09 Dec 2025)
Changed paths:
M target/arm/hvf/hvf.c
M target/arm/tcg/tlb_helper.c
Log Message:
-----------
Merge tag 'pull-10.2-more-final-fixes-091225-1' of
https://gitlab.com/stsquad/qemu into staging
a few Arm HVF and TCG bug fixes:
- don't re-use TCG only PSCI code in HVF
- fix deadlock in HVF when shutting down (#3228)
- fix corruption of register state from PSCI (#3228)
- properly prioritise PC alignment faults (#3233)
# -----BEGIN PGP SIGNATURE-----
#
# iQEzBAABCgAdFiEEZoWumedRZ7yvyN81+9DbCVqeKkQFAmk4TeQACgkQ+9DbCVqe
# KkSJJAf/QEn6KTwZ9vBr3wbsXEptvZgjImjDo0ywg+9lxZCqTTfX62HFai9229I/
# ALf3uzO0QwRUzz7peNk4F0tHVCrA1X6jQDezChcFFv2Y+FH+xufK1JbzlroYLdWE
# Jn2bc6pkOCHYvs6X6HIefDUCU9k2LLxH1udpm1DyHEdf19MkI/nb4FIgE2fQ9630
# W/Wv+Bg+s1TeIb9hhJy5jrcbJQ6u/VzIlqrT9PVWe8XLpqJd2Ib+lOZp2mIlQyi4
# /ady0yC1i6hSNZSHDJek6TUMC5Np6HYYyrzGxGuOoVizk9zWPvLoWjx8nxsmG8tB
# jR8BuMJ46hWL9fzL7bJ4PNKHoBF7lg==
# =X9n6
# -----END PGP SIGNATURE-----
# gpg: Signature made Tue 09 Dec 2025 10:27:16 AM CST
# gpg: using RSA key 6685AE99E75167BCAFC8DF35FBD0DB095A9E2A44
# gpg: Good signature from "Alex Bennée (Master Work Key)
<[email protected]>" [unknown]
# gpg: WARNING: This key is not certified with a trusted signature!
# gpg: There is no indication that the signature belongs to the owner.
# Primary key fingerprint: 6685 AE99 E751 67BC AFC8 DF35 FBD0 DB09 5A9E 2A44
* tag 'pull-10.2-more-final-fixes-091225-1' of https://gitlab.com/stsquad/qemu:
target/arm: handle unaligned PC during tlb probe
target/arm: make HV_EXIT_REASON_CANCELED leave hvf_arch_vcpu_exec
target/arm: ensure PSCI register updates are flushed
Revert "target/arm: Re-use arm_is_psci_call() in HVF"
Signed-off-by: Richard Henderson <[email protected]>
Compare: https://github.com/qemu/qemu/compare/2257f52a97f2...17313df8799b
To unsubscribe from these emails, change your notification settings at
https://github.com/qemu/qemu/settings/notifications
