On Fri, May 18, 2012 at 07:38:39PM +0800, Zhi-zhou Zhang wrote:
> Hi Aurelien,
> 
> I found that when qemu-system-mips64el executed 'movz' with -M mips, it
> would raise a reserved instruction exception.
> The mips spec describes movz as below:
> 
> Mnemonic               Instructio                      Defined in MIPS ISA
> MOVZ            Move Conditional on Zero       MIPS32
> 
> I think ISA-64 should support MIPS32 instructions for compatible. am I
> right?
> 

MIPS64 does support MIPS32 instructions. That said, the default CPU of 
the mips machine with qemu-system-mips64el is an R4000 CPU which doesn't
support this instruction.

You should try for example with a 5Kc, 5Kf or 20Kc CPU.

-- 
Aurelien Jarno                          GPG: 1024D/F1BCDB73
aurel...@aurel32.net                 http://www.aurel32.net

Reply via email to