The target macro TARGET_PHYS_ADDR_SPACE_BITS is unused since commit

  2e8fe327eb6 ("accel/tcg: Simplify L1_MAP_ADDR_SPACE_BITS"),

replace the handful of remaining uses with runtime functions or
constants.

For discussion see:

  
https://lore.kernel.org/qemu-devel/[email protected]/

Suggested-by: Richard Henderson <[email protected]>
Signed-off-by: Anton Johansson <[email protected]>
---
Changes in v5:
- Added RISCVIOMMUState::pas_bits property (Richard, Chao);
- Dropped already merged alpha patch (Philippe);
- Added reviewed-bys;
- Link to v4: 
https://lore.kernel.org/qemu-devel/[email protected]

Changes in v4:
- Revert to using 40 bit physical addresses for HPPA to not break SeaBIOS
  functional tests. This will be addressed in a separate series;
- Added HPPA patch 3/8 to convert a missed 32-bit abs -> physical
  address conversion;
- Link to v3: 
https://lore.kernel.org/qemu-devel/[email protected]

Changes in v3:
- Added reviewed-by;
- Widened CC;
- Link to v2: 
https://lore.kernel.org/qemu-devel/[email protected]

Changes in v2:
- Move alpha_phys_addr_space_bits() to linux-user/alpha/target_proc.h
  (Richard);
- Link to v1: 
https://lore.kernel.org/qemu-devel/[email protected]

---
Anton Johansson (7):
      target/hppa: Define PA[20|1X] physical address space size
      hw/hppa: Use hppa_abs_to_phys_pa1x()
      target/i386: Drop physical address range checks
      target/loongarch: Introduce loongarch_palen_mask()
      hw/loongarch: Use loongarch_palen_mask()
      hw/riscv: Set IOMMU PAS via property
      Drop TARGET_PHYS_ADDR_SPACE_BITS

 hw/riscv/riscv-iommu.h            |  1 +
 include/exec/cpu-defs.h           |  3 ---
 include/exec/poison.h             |  2 --
 include/hw/loongarch/boot.h       |  3 ++-
 target/alpha/cpu-param.h          |  3 ---
 target/arm/cpu-param.h            |  2 --
 target/avr/cpu-param.h            |  1 -
 target/hexagon/cpu-param.h        |  1 -
 target/hppa/cpu-param.h           |  3 ---
 target/hppa/cpu.h                 |  1 +
 target/i386/cpu-param.h           |  2 --
 target/i386/tcg/helper-tcg.h      |  2 --
 target/loongarch/cpu-mmu.h        |  1 +
 target/loongarch/cpu-param.h      |  1 -
 target/loongarch/internals.h      |  1 -
 target/m68k/cpu-param.h           |  1 -
 target/microblaze/cpu-param.h     |  2 --
 target/mips/cpu-param.h           |  2 --
 target/or1k/cpu-param.h           |  1 -
 target/ppc/cpu-param.h            |  7 -------
 target/riscv/cpu-param.h          |  2 --
 target/rx/cpu-param.h             |  1 -
 target/s390x/cpu-param.h          |  1 -
 target/sh4/cpu-param.h            |  1 -
 target/sparc/cpu-param.h          |  2 --
 target/tricore/cpu-param.h        |  1 -
 target/xtensa/cpu-param.h         |  1 -
 hw/hppa/machine.c                 |  2 +-
 hw/loongarch/boot.c               | 28 ++++++++++++++++------------
 hw/loongarch/virt.c               |  5 ++++-
 hw/riscv/riscv-iommu-pci.c        |  3 +++
 hw/riscv/riscv-iommu.c            |  8 ++++----
 hw/riscv/virt.c                   |  7 +++++++
 target/hppa/mem_helper.c          | 32 +++++++++++++++++++++++++++-----
 target/i386/cpu.c                 |  9 +++------
 target/i386/kvm/kvm.c             |  3 +--
 target/loongarch/cpu_helper.c     | 15 ++++++++++++---
 target/loongarch/tcg/tlb_helper.c | 12 ++++++++----
 38 files changed, 91 insertions(+), 82 deletions(-)


Reply via email to