The following changes since commit 7e8d3c7fc460fe7cd28a3e423d7466fa292bc269:

  Merge tag 'pull-aspeed-20261015' of https://github.com/legoater/qemu into 
staging (2026-10-15 14:58:28 +0200)

are available in the Git repository at:

  https://gitlab.com/p-b-o/qemu tags/pbouvier/pr/multi_target-20261015

for you to fetch changes up to 269cab810cd7ee2f6955be2048979b206a711817:

  qmp: reimplement qmp_query_cpu_definitions as a dispatcher function 
(2026-10-15 19:30:24 +0000)

----------------------------------------------------------------
Changes:
- [PATCH v3 00/12] multi-target: add hexagon (Pierrick Bouvier 
<[email protected]>)
  Link: 
https://lore.kernel.org/qemu-devel/[email protected]
- [PATCH 0/8] multi-target: remove qmp_query_cpu_definitions duplication 
(Pierrick Bouvier <[email protected]>)
  Link: 
https://lore.kernel.org/qemu-devel/[email protected]

----------------------------------------------------------------
Pierrick Bouvier (20):
      target/hexagon: prefix helpers conflicting with other arch
      target-info: add target_hexagon
      hw/hexagon/virt: make machine available for hexagon target only
      hw/core/cpu: restrict tcg_ops to CONFIG_TCG only
      semihosting: declare semihosting cpu ops
      target/riscv/cpu: constify cpu parameter for riscv_cpu_mxl
      target/riscv: declare semihosting ops
      target/hexagon: declare semihosting ops
      target/arm: declare semihosting ops
      semihosting: use new semihosting ops
      semihosting: remove common_* functions
      meson.build: add hexagon-softmmu to multi-target
      target/arm: rename qmp_query_cpu_definitions to 
qmp_query_arm_cpu_definitions
      target/i386: rename qmp_query_cpu_definitions to 
qmp_query_i386_cpu_definitions
      target/loongarch: rename to qmp_query_loongarch_cpu_definitions
      target/mips: rename qmp_query_cpu_definitions to 
qmp_query_mips_cpu_definitions
      target/ppc: rename qmp_query_cpu_definitions to 
qmp_query_ppc_cpu_definitions
      target/riscv: rename to qmp_query_cpu_definitions to 
qmp_query_riscv_cpu_definitions
      target/s390x: rename qmp_query_cpu_definitions to 
qmp_query_s390x_cpu_definitions
      qmp: reimplement qmp_query_cpu_definitions as a dispatcher function

 hw/core/machine-qmp-cmds.c            | 32 ++++++++++++++++++++
 hw/hexagon/virt.c                     |  2 ++
 include/hw/core/cpu.h                 |  8 +++++
 include/qemu/target-info.h            |  7 +++++
 include/semihosting/common-semi.h     | 24 ++++++++++-----
 include/system/qmp-cpu.h              | 20 +++++++++++++
 meson.build                           |  1 +
 semihosting/arm-compat-semi.c         | 56 +++++++++++++++++------------------
 stubs/meson.build                     |  6 ++++
 stubs/qmp-cpu-arm.c                   |  9 ++++++
 stubs/qmp-cpu-i386.c                  |  9 ++++++
 stubs/qmp-cpu-loongarch.c             |  9 ++++++
 stubs/qmp-cpu-mips.c                  |  9 ++++++
 stubs/qmp-cpu-ppc.c                   |  9 ++++++
 stubs/qmp-cpu-riscv.c                 |  9 ++++++
 stubs/qmp-cpu-s390x.c                 |  6 ++++
 stubs/qmp-cpu.c                       |  7 -----
 target-info.c                         |  5 ++++
 target/arm/arm-qmp-cmds.c             |  3 +-
 target/arm/common-semi-target.c       | 33 ++++++++++++++-------
 target/arm/cpu.c                      |  4 +++
 target/arm/internals.h                |  2 ++
 target/hexagon/common-semi-target.c   | 30 ++++++++++++-------
 target/hexagon/cpu.c                  |  2 ++
 target/hexagon/gen_tcg.h              |  2 +-
 target/hexagon/gen_tcg_sys.h          |  2 +-
 target/hexagon/helper.h               |  4 +--
 target/hexagon/hex_mmu.c              |  2 +-
 target/hexagon/hex_mmu.h              |  2 +-
 target/hexagon/internal.h             |  2 ++
 target/hexagon/op_helper.c            |  4 +--
 target/hexagon/translate.c            |  4 +--
 target/i386/cpu.c                     |  3 +-
 target/loongarch/loongarch-qmp-cmds.c |  3 +-
 target/mips/system/mips-qmp-cmds.c    |  3 +-
 target/ppc/ppc-qmp-cmds.c             |  3 +-
 target/riscv/common-semi-target.c     | 37 +++++++++++++++--------
 target/riscv/cpu.c                    |  4 +++
 target/riscv/cpu.h                    |  2 +-
 target/riscv/internals.h              |  2 ++
 target/riscv/riscv-qmp-cmds.c         |  3 +-
 target/s390x/cpu_models_system.c      |  3 +-
 42 files changed, 293 insertions(+), 94 deletions(-)
 create mode 100644 include/system/qmp-cpu.h
 create mode 100644 stubs/qmp-cpu-arm.c
 create mode 100644 stubs/qmp-cpu-i386.c
 create mode 100644 stubs/qmp-cpu-loongarch.c
 create mode 100644 stubs/qmp-cpu-mips.c
 create mode 100644 stubs/qmp-cpu-ppc.c
 create mode 100644 stubs/qmp-cpu-riscv.c

Reply via email to