On 07/29/2016 12:26 PM, Benjamin Herrenschmidt wrote:
I notice that sadly, all of the vector ops are helper with full
clobbers, because I assume, the "avr" is passed as pointer due to the
lack of an int128 type in TCG correct ?

Yes. Although x86 doesn't declare the vector registers as tcg registers at all. Which is both a blessing and a curse.

My opinion is that aarch64 is the model to aim for -- most operations can operate on 64-bit slices at a time, no registers clobbered. There will always be exceptions, of course, but hopefully with rarer insns.


r~

Reply via email to