On 01/02/2018 04:44 PM, Michael Clark wrote: > + object_property_set_int(OBJECT(&s->soc), smp_cpus, "num-harts", > + &error_abort);
Ah, right. Nevermind my previous question. r~
- Re: [Qemu-devel] [PATCH v1 07/21] RISC-V GDB Stub Richard Henderson
- [Qemu-devel] [PATCH v1 04/21] RISC-V Disassembler Michael Clark
- Re: [Qemu-devel] [PATCH v1 04/21] RISC-V Disassembl... Richard Henderson
- Re: [Qemu-devel] [PATCH v1 04/21] RISC-V Disass... Michael Clark
- [Qemu-devel] [PATCH v1 14/21] SiFive RISC-V PLIC Block Michael Clark
- [Qemu-devel] [PATCH v1 11/21] RISC-V HTIF Console Michael Clark
- Re: [Qemu-devel] [PATCH v1 11/21] RISC-V HTIF Conso... Richard Henderson
- [Qemu-devel] [PATCH v1 12/21] RISC-V HART Array Michael Clark
- Re: [Qemu-devel] [PATCH v1 12/21] RISC-V HART Array Richard Henderson
- [Qemu-devel] [PATCH v1 15/21] RISC-V Spike Machines Michael Clark
- Re: [Qemu-devel] [PATCH v1 15/21] RISC-V Spike Mach... Richard Henderson
- [Qemu-devel] [PATCH v1 09/21] RISC-V Physical Memory Pro... Michael Clark
- Re: [Qemu-devel] [PATCH v1 09/21] RISC-V Physical M... Richard Henderson
- [Qemu-devel] [PATCH v1 18/21] SiFive RISC-V PRCI Block Michael Clark
- Re: [Qemu-devel] [PATCH v1 18/21] SiFive RISC-V PRC... KONRAD Frederic
- Re: [Qemu-devel] [PATCH v1 18/21] SiFive RISC-V... Michael Clark
- [Qemu-devel] [PATCH v1 16/21] RISC-V VirtIO Machine Michael Clark
- [Qemu-devel] [PATCH v1 17/21] SiFive RISC-V UART Device Michael Clark
- Re: [Qemu-devel] [PATCH v1 17/21] SiFive RISC-V UAR... KONRAD Frederic
- Re: [Qemu-devel] [PATCH v1 17/21] SiFive RISC-V... Michael Clark
- Re: [Qemu-devel] [PATCH v1 17/21] SiFive RISC-V UAR... Antony Pavlov
