[Qemu-discuss] page table access/dirty bit and TLB

[Yuxin Ren]

Hi all,

I found in qemu/kvm, the page table entry access/dirty bit will not be
set if I have a TLB hit for that page.
Is this qemu/kvm implementation?
Or does Intel actually this?

Thanks a lot!
Yuxin