Hi, Hope You are doing great!!!
Please go through the JD and let me know your interest. *Role : FPGA OR Asic Verification Engineer* *Location :* Menlo Park, CA *Job Description :* The Scope of work include Memory controller FPGA Verification activities · Mentographics Environment setup · Update Test plan · Update test bench components · Test case coding and execution · Coverage *Best Regards * *Rajinder Singh* | SYSMIND, LLC Technical Recruiter Phone: 609-897-9670 x 2190 Email: rajind...@sysmind.com Website: sysmind.com Address: 38 Washington Road, Princeton Junction, NJ 08550 -- You received this message because you are subscribed to the Google Groups "SAP-UK" group. To unsubscribe from this group and stop receiving emails from it, send an email to sap-uk+unsubscr...@googlegroups.com. To post to this group, send email to sap-uk@googlegroups.com. Visit this group at https://groups.google.com/group/sap-uk. For more options, visit https://groups.google.com/d/optout.