Am 14.05.2017 um 11:54 schrieb Maarten Brock:
>
> Hi Philipp,
>
> On the C8051F120 Dhrystone page you write:
> The C8051F120 itself could run at up to 100 Mhz, but would require an
> external crystal to do so.
>
> This is not true. You can also use the PLL on the internal 24.5MHz +/-2%
> oscillator giving 98MHz +/-2%.
>
> Maarten
Thanks.
Do you have an example of how to set up the PLL for 98 Mhz on the
C8051F120? Based on the datasheet I've tried:
OSCICN = 0xc3; // Run internal oscillator at full 24.5 Mhz
// Set PLL to get SYSCLK to 98 Mhz
FLSCL = 0xb0;
PLL0CN = 0x01;
PLL0FLT = 0x01;
PLL0MUL = 0x04;
for (unsigned char i = 0; i < 31; i++) // Wait 5 µs
{
__asm
nop
nop
nop
nop
__endasm;
}
PLL0CN = 0x03;
while (!(PLL0CN & 0x10));
CLKSEL = 0x02;
but it doesn't seem to work for me.
Philipp
------------------------------------------------------------------------------
Check out the vibrant tech community on one of the world's most
engaging tech sites, Slashdot.org! http://sdm.link/slashdot
_______________________________________________
Sdcc-user mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/sdcc-user
