Hi,
as per Kevin`s suggestion, I am posting initialization log (mixed one)
from initialization of the GeodeLX board. As it could be clearly seen
from the log, VGA option ROM was never called and executed during the
initialization sequence, therefore issue with a lack of video output
during SeaBIOS stage on this board looks somehow logical. [1] suggests
that the problem existed long before, as most users of these boards
are Alix owners who do not care about existence of the video output :)
[1]. https://www.coreboot.org/pipermail/seabios/2012-February/003186.html
coreboot-4.4-703-g55a65d9-dirty Sun Jul 10 18:01:55 UTC 2016 romstage starting...
MSR GLCP_SYS_RSTPLL (4c000014) value is 00000396:00001800
Configuring PLL.
coreboot-4.4-703-g55a65d9-dirty Sun Jul 10 18:01:55 UTC 2016 romstage starting...
MSR GLCP_SYS_RSTPLL (4c000014) value is 00000396:07de0000
PLL configured.
Castle 2.0 BTM periodic sync period.
Enable Quack for fewer re-RAS on the MC
GLIU port active enable
Set the Delay Control in GLCP
Enable RSDC
FPU imprecise exceptions bit
Enable Suspend on HLT & PAUSE instructions
Enable SUSP and allow TSC to run in Suspend
Setup throttling delays to proper mode
Done cpuRegInit
Ram1.00
Ram2.00
* sdram_set_spd_register
* Check DIMM 0
* Check DIMM 1
* Check DDR MAX
* AUTOSIZE DIMM 0
* Check present
* MODBANKS
* FIELDBANKS
* SPDNUMROWS
* SPDBANKDENSITY
* DIMMSIZE
* BEFORT CTZ
* TEST DIMM SIZE>8
* PAGESIZE
* MAXCOLADDR
* >12address test
* RDMSR CF07
* WRMSR CF07
* ALL DONE
* AUTOSIZE DIMM 1
* Check present
* set cas latency
* set all latency
* set emrs
* set ref rate
Ram3
* DRAM controller init done.
RAM DLL lock
Ram4
CBFS: 'Master Header Locator' located CBFS at [100:7ffc0)
CBFS: Locating 'fallback/ramstage'
CBFS: Found @ offset 4700 size 95a3
coreboot-4.4-703-g55a65d9-dirty Sun Jul 10 18:01:55 UTC 2016 ramstage starting...
BS: BS_PRE_DEVICE times (us): entry 0 run 3 exit 1
BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 4 exit 0
Enumerating buses...
Show all devs... Before device enumeration.
Root Device: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:01.1: enabled 1
PCI: 00:01.2: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:0f.0: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 0
PNP: 002e.2: enabled 1
PNP: 002e.3: enabled 0
PNP: 002e.5: enabled 1
PNP: 002e.6: enabled 0
PNP: 002e.7: enabled 0
PNP: 002e.8: enabled 0
PNP: 002e.9: enabled 0
PNP: 002e.a: enabled 0
PNP: 002e.b: enabled 0
PCI: 00:0f.2: enabled 1
PCI: 00:0f.3: enabled 1
PCI: 00:0f.4: enabled 1
PCI: 00:0f.5: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
Compare with tree...
Root Device: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:01.1: enabled 1
PCI: 00:01.2: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:0f.0: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 0
PNP: 002e.2: enabled 1
PNP: 002e.3: enabled 0
PNP: 002e.5: enabled 1
PNP: 002e.6: enabled 0
PNP: 002e.7: enabled 0
PNP: 002e.8: enabled 0
PNP: 002e.9: enabled 0
PNP: 002e.a: enabled 0
PNP: 002e.b: enabled 0
PCI: 00:0f.2: enabled 1
PCI: 00:0f.3: enabled 1
PCI: 00:0f.4: enabled 1
PCI: 00:0f.5: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
Root Device scanning...
root_dev_scan_bus for Root Device
>> Entering northbridge.c: enable_dev with path 6
>> Entering northbridge.c: pci_domain_enable
Enter northbridge_init_early
writeglmsr: MSR 0x10000020, val 0x20000000:0x000fff80
writeglmsr: MSR 0x10000021, val 0x20000000:0x080fffe0
sizeram: _MSR MC_CF07_DATA: 10077113:00003a40
sizeram: sizem 0x200MB
SysmemInit: enable for 512MBytes
usable RAM: 536739839 bytes
SysmemInit: MSR 0x10000028, val 0x2000001f:0xfdf00100
sizeram: _MSR MC_CF07_DATA: 10077113:00003a40
sizeram: sizem 0x200MB
SMMGL0Init: 536739840 bytes
SMMGL0Init: offset is 0x80400000
SMMGL0Init: MSR 0x10000026, val 0x29fbe080:0x400fffe0
writeglmsr: MSR 0x10000080, val 0x00000000:0x00000003
writeglmsr: MSR 0x40000020, val 0x20000000:0x000fff80
writeglmsr: MSR 0x40000021, val 0x20000000:0x080fffe0
sizeram: _MSR MC_CF07_DATA: 10077113:00003a40
sizeram: sizem 0x200MB
SysmemInit: enable for 512MBytes
usable RAM: 536739839 bytes
SysmemInit: MSR 0x4000002a, val 0x2000001f:0xfdf00100
SMMGL1Init:
SMMGL1Init: MSR 0x40000023, val 0x20000080:0x400fffe0
writeglmsr: MSR 0x40000080, val 0x00000000:0x00000001
writeglmsr: MSR 0x400000e3, val 0x60000000:0x033000f0
CPU_RCONF_DEFAULT (1808): 0x25FFFC02:0x11FFDF00
CPU_RCONF_BYPASS (180A): 0x00000000 : 0x00000000
L2 cache enabled
Enabling cache
GLPCI R1: system msr.lo 0x00100130 msr.hi 0x1ffdf000
GLPCI R2: system msr.lo 0x80400120 msr.hi 0x8041f000
Exit northbridge_init_early
Done cpubug fixes
Not Doing ChipsetFlashSetup()
Preparing for VSA...
Real mode stub @00000600: 867 bytes
CBFS: 'Master Header Locator' located CBFS at [100:7ffc0)
CBFS: Locating 'vsa'
CBFS: Found @ offset 33400 size e0bc
VSA: Buffer @00060000 *[0k]=ba
VSA: Signature *[0x20-0x23] is b0:10:e6:80
Calling VSA module...
... VSA module returned.
VSM: VSA2 VR signature verified.
Graphics init...
VRC_VG value: 0x2808
DOMAIN: 0000 enabled
>> Entering northbridge.c: enable_dev with path 7
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
>> Entering northbridge.c: enable_dev with path 2
PCI: 00:01.0 [1022/2080] ops
PCI: 00:01.0 [1022/2080] enabled
>> Entering northbridge.c: enable_dev with path 2
PCI: 00:01.1 [1022/2081] enabled
>> Entering northbridge.c: enable_dev with path 2
PCI: 00:01.2 [1022/2082] enabled
cs5536: southbridge_enable: dev is 001128c0
PCI: 00:0d.0 [10ec/8139] enabled
cs5536: southbridge_enable: dev is 00112820
PCI: 00:0f.0 [1022/2090] bus ops
PCI: 00:0f.0 [1022/2090] enabled
cs5536: southbridge_enable: dev is 00112740
PCI: 00:0f.2 [1022/209a] ops
PCI: 00:0f.2 [1022/209a] enabled
cs5536: southbridge_enable: dev is 001126a0
PCI: 00:0f.3 [1022/2093] enabled
cs5536: southbridge_enable: dev is 00112600
PCI: 00:0f.4 [1022/2094] enabled
cs5536: southbridge_enable: dev is 00112560
PCI: 00:0f.5 [1022/2095] enabled
PCI: 00:0f.6 [1022/2096] enabled
PCI: 00:0f.7 [1022/2097] enabled
PCI: 00:0f.0 scanning...
scan_smbus for PCI: 00:0f.0
smbus: PCI: 00:0f.0[0]->PNP: 002e.0 disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.1 disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.2 enabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.3 disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.5 enabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.6 disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.7 disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.8 disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.9 disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.a disabled
smbus: PCI: 00:0f.0[0]->PNP: 002e.b disabled
scan_smbus for PCI: 00:0f.0 done
scan_bus: scanning of bus PCI: 00:0f.0 took 52068 usecs
scan_bus: scanning of bus DOMAIN: 0000 took 140317 usecs
root_dev_scan_bus for Root Device done
scan_bus: scanning of bus Root Device took 383734 usecs
done
BS: BS_DEV_ENUMERATE times (us): entry 0 run 503976 exit 0
found VGA at PCI: 00:01.1
Setting up VGA for PCI: 00:01.1
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
DOMAIN: 0000 read_resources bus 0 link: 0
PCI: 00:0f.0 read_resources bus 1 link: 0
PCI: 00:0f.0 read_resources bus 1 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
CPU_CLUSTER: 0 read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 DOMAIN: 0000
DOMAIN: 0000 child on link 0 PCI: 00:01.0
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
PCI: 00:01.0
PCI: 00:01.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 10
PCI: 00:01.1
PCI: 00:01.1 resource base 0 size 1000000 align 24 gran 24 limit ffffffff flags 200 index 10
PCI: 00:01.1 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 14
PCI: 00:01.1 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 18
PCI: 00:01.1 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 1c
PCI: 00:01.1 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 20
PCI: 00:01.2
PCI: 00:01.2 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 10
PCI: 00:0d.0
PCI: 00:0d.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 10
PCI: 00:0d.0 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 14
PCI: 00:0d.0 resource base 0 size 10000 align 16 gran 16 limit ffffffff flags 2200 index 30
PCI: 00:0f.0 child on link 0 PNP: 002e.0
PCI: 00:0f.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
PCI: 00:0f.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 14
PCI: 00:0f.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 18
PCI: 00:0f.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 1c
PCI: 00:0f.0 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 20
PCI: 00:0f.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 24
PCI: 00:0f.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
PCI: 00:0f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
PNP: 002e.0
PNP: 002e.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 002e.0 resource base 6 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 002e.0 resource base 2 size 1 align 0 gran 0 limit 0 flags c0000800 index 74
PNP: 002e.1
PNP: 002e.1 resource base 378 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 002e.1 resource base 7 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
PNP: 002e.2
PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 002e.3
PNP: 002e.3 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
PNP: 002e.3 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 002e.5
PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 60
PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 62
PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 72
PNP: 002e.6
PNP: 002e.6 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
PNP: 002e.6 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 002e.7
PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
PNP: 002e.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 002e.8
PNP: 002e.9
PNP: 002e.a
PNP: 002e.b
PNP: 002e.b resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
PNP: 002e.b resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PCI: 00:0f.2
PCI: 00:0f.2 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
PCI: 00:0f.3
PCI: 00:0f.3 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 10
PCI: 00:0f.4
PCI: 00:0f.4 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:0f.5
PCI: 00:0f.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
PCI: 00:0f.6
PCI: 00:0f.6 resource base 0 size 2000 align 13 gran 13 limit ffffffff flags 200 index 10
PCI: 00:0f.7
PCI: 00:0f.7 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
PCI: 00:0d.0 10 * [0x0 - 0xff] io
PCI: 00:0f.0 14 * [0x400 - 0x4ff] io
PCI: 00:0f.0 20 * [0x800 - 0x87f] io
PCI: 00:0f.3 10 * [0x880 - 0x8ff] io
PCI: 00:0f.0 18 * [0xc00 - 0xc3f] io
PCI: 00:0f.0 24 * [0xc40 - 0xc7f] io
PCI: 00:0f.0 1c * [0xc80 - 0xc9f] io
PCI: 00:0f.2 20 * [0xca0 - 0xcaf] io
PCI: 00:0f.0 10 * [0xcb0 - 0xcb7] io
PCI: 00:01.0 10 * [0xcb8 - 0xcbb] io
DOMAIN: 0000 io: base: cbc size: cbc align: 8 gran: 0 limit: ffff done
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
PCI: 00:01.1 10 * [0x0 - 0xffffff] mem
PCI: 00:0d.0 30 * [0x1000000 - 0x100ffff] mem
PCI: 00:01.1 14 * [0x1010000 - 0x1013fff] mem
PCI: 00:01.1 18 * [0x1014000 - 0x1017fff] mem
PCI: 00:01.1 1c * [0x1018000 - 0x101bfff] mem
PCI: 00:01.1 20 * [0x101c000 - 0x101ffff] mem
PCI: 00:01.2 10 * [0x1020000 - 0x1023fff] mem
PCI: 00:0f.6 10 * [0x1024000 - 0x1025fff] mem
PCI: 00:0f.4 10 * [0x1026000 - 0x1026fff] mem
PCI: 00:0f.5 10 * [0x1027000 - 0x1027fff] mem
PCI: 00:0f.7 10 * [0x1028000 - 0x1028fff] mem
PCI: 00:0d.0 14 * [0x1029000 - 0x10290ff] mem
DOMAIN: 0000 mem: base: 1029100 size: 1029100 align: 24 gran: 0 limit: ffffffff done
avoid_fixed_resources: DOMAIN: 0000
avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
constrain_resources: PCI: 00:0f.0 01 base 00000000 limit 00000fff io (fixed)
constrain_resources: PCI: 00:0f.0 03 base fec00000 limit fec00fff mem (fixed)
avoid_fixed_resources:@DOMAIN: 0000 10000000 base 00001000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 base fd000000 limit febfffff
Setting resources...
DOMAIN: 0000 io: base:1000 size:cbc align:8 gran:0 limit:ffff
PCI: 00:0d.0 10 * [0x1000 - 0x10ff] io
PCI: 00:0f.0 14 * [0x1400 - 0x14ff] io
PCI: 00:0f.0 20 * [0x1800 - 0x187f] io
PCI: 00:0f.3 10 * [0x1880 - 0x18ff] io
PCI: 00:0f.0 18 * [0x1c00 - 0x1c3f] io
PCI: 00:0f.0 24 * [0x1c40 - 0x1c7f] io
PCI: 00:0f.0 1c * [0x1c80 - 0x1c9f] io
PCI: 00:0f.2 20 * [0x1ca0 - 0x1caf] io
PCI: 00:0f.0 10 * [0x1cb0 - 0x1cb7] io
PCI: 00:01.0 10 * [0x1cb8 - 0x1cbb] io
DOMAIN: 0000 io: next_base: 1cbc size: cbc align: 8 gran: 0 done
DOMAIN: 0000 mem: base:fd000000 size:1029100 align:24 gran:0 limit:febfffff
PCI: 00:01.1 10 * [0xfd000000 - 0xfdffffff] mem
PCI: 00:0d.0 30 * [0xfe000000 - 0xfe00ffff] mem
PCI: 00:01.1 14 * [0xfe010000 - 0xfe013fff] mem
PCI: 00:01.1 18 * [0xfe014000 - 0xfe017fff] mem
PCI: 00:01.1 1c * [0xfe018000 - 0xfe01bfff] mem
PCI: 00:01.1 20 * [0xfe01c000 - 0xfe01ffff] mem
PCI: 00:01.2 10 * [0xfe020000 - 0xfe023fff] mem
PCI: 00:0f.6 10 * [0xfe024000 - 0xfe025fff] mem
PCI: 00:0f.4 10 * [0xfe026000 - 0xfe026fff] mem
PCI: 00:0f.5 10 * [0xfe027000 - 0xfe027fff] mem
PCI: 00:0f.7 10 * [0xfe028000 - 0xfe028fff] mem
PCI: 00:0d.0 14 * [0xfe029000 - 0xfe0290ff] mem
DOMAIN: 0000 mem: next_base: fe029100 size: 1029100 align: 24 gran: 0 done
Root Device assign_resources, bus 0 link: 0
>> Entering northbridge.c: pci_domain_set_resources
DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:01.1 10 <- [0x00fd000000 - 0x00fdffffff] size 0x01000000 gran 0x18 mem
PCI: 00:01.1 14 <- [0x00fe010000 - 0x00fe013fff] size 0x00004000 gran 0x0e mem
PCI: 00:01.1 18 <- [0x00fe014000 - 0x00fe017fff] size 0x00004000 gran 0x0e mem
PCI: 00:01.1 1c <- [0x00fe018000 - 0x00fe01bfff] size 0x00004000 gran 0x0e mem
PCI: 00:01.1 20 <- [0x00fe01c000 - 0x00fe01ffff] size 0x00004000 gran 0x0e mem
PCI: 00:01.2 10 <- [0x00fe020000 - 0x00fe023fff] size 0x00004000 gran 0x0e mem
PCI: 00:0d.0 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io
PCI: 00:0d.0 14 <- [0x00fe029000 - 0x00fe0290ff] size 0x00000100 gran 0x08 mem
PCI: 00:0d.0 30 <- [0x00fe000000 - 0x00fe00ffff] size 0x00010000 gran 0x10 romem
PCI: 00:0f.0 10 <- [0x0000001cb0 - 0x0000001cb7] size 0x00000008 gran 0x03 io
PCI: 00:0f.0 14 <- [0x0000001400 - 0x00000014ff] size 0x00000100 gran 0x08 io
PCI: 00:0f.0 18 <- [0x0000001c00 - 0x0000001c3f] size 0x00000040 gran 0x06 io
PCI: 00:0f.0 1c <- [0x0000001c80 - 0x0000001c9f] size 0x00000020 gran 0x05 io
PCI: 00:0f.0 20 <- [0x0000001800 - 0x000000187f] size 0x00000080 gran 0x07 io
PCI: 00:0f.0 24 <- [0x0000001c40 - 0x0000001c7f] size 0x00000040 gran 0x06 io
PCI: 00:0f.0 assign_resources, bus 1 link: 0
PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
PCI: 00:0f.0 assign_resources, bus 1 link: 0
PCI: 00:0f.2 20 <- [0x0000001ca0 - 0x0000001caf] size 0x00000010 gran 0x04 io
PCI: 00:0f.3 10 <- [0x0000001880 - 0x00000018ff] size 0x00000080 gran 0x07 io
PCI: 00:0f.4 10 <- [0x00fe026000 - 0x00fe026fff] size 0x00001000 gran 0x0c mem
PCI: 00:0f.5 10 <- [0x00fe027000 - 0x00fe027fff] size 0x00001000 gran 0x0c mem
PCI: 00:0f.6 10 <- [0x00fe024000 - 0x00fe025fff] size 0x00002000 gran 0x0d mem
PCI: 00:0f.7 10 <- [0x00fe028000 - 0x00fe028fff] size 0x00001000 gran 0x0c mem
DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 DOMAIN: 0000
DOMAIN: 0000 child on link 0 PCI: 00:01.0
DOMAIN: 0000 resource base 1000 size cbc align 8 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base fd000000 size 1029100 align 24 gran 0 limit febfffff flags 40040200 index 10000100
DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index a
DOMAIN: 0000 resource base c0000 size 1f720000 align 0 gran 0 limit 0 flags e0004200 index b
PCI: 00:01.0
PCI: 00:01.0 resource base 1cb8 size 4 align 2 gran 2 limit 1cbb flags 40000100 index 10
PCI: 00:01.1
PCI: 00:01.1 resource base fd000000 size 1000000 align 24 gran 24 limit fdffffff flags 60000200 index 10
PCI: 00:01.1 resource base fe010000 size 4000 align 14 gran 14 limit fe013fff flags 60000200 index 14
PCI: 00:01.1 resource base fe014000 size 4000 align 14 gran 14 limit fe017fff flags 60000200 index 18
PCI: 00:01.1 resource base fe018000 size 4000 align 14 gran 14 limit fe01bfff flags 60000200 index 1c
PCI: 00:01.1 resource base fe01c000 size 4000 align 14 gran 14 limit fe01ffff flags 60000200 index 20
PCI: 00:01.2
PCI: 00:01.2 resource base fe020000 size 4000 align 14 gran 14 limit fe023fff flags 60000200 index 10
PCI: 00:0d.0
PCI: 00:0d.0 resource base 1000 size 100 align 8 gran 8 limit 10ff flags 60000100 index 10
PCI: 00:0d.0 resource base fe029000 size 100 align 12 gran 8 limit fe0290ff flags 60000200 index 14
PCI: 00:0d.0 resource base fe000000 size 10000 align 16 gran 16 limit fe00ffff flags 60002200 index 30
PCI: 00:0f.0 child on link 0 PNP: 002e.0
PCI: 00:0f.0 resource base 1cb0 size 8 align 3 gran 3 limit 1cb7 flags 60000100 index 10
PCI: 00:0f.0 resource base 1400 size 100 align 8 gran 8 limit 14ff flags 60000100 index 14
PCI: 00:0f.0 resource base 1c00 size 40 align 6 gran 6 limit 1c3f flags 60000100 index 18
PCI: 00:0f.0 resource base 1c80 size 20 align 5 gran 5 limit 1c9f flags 60000100 index 1c
PCI: 00:0f.0 resource base 1800 size 80 align 7 gran 7 limit 187f flags 60000100 index 20
PCI: 00:0f.0 resource base 1c40 size 40 align 6 gran 6 limit 1c7f flags 60000100 index 24
PCI: 00:0f.0 resource base 0 size 1000 align 0 gran 0 limit ffff flags c0000100 index 1
PCI: 00:0f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
PNP: 002e.0
PNP: 002e.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 002e.0 resource base 6 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 002e.0 resource base 2 size 1 align 0 gran 0 limit 0 flags c0000800 index 74
PNP: 002e.1
PNP: 002e.1 resource base 378 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
PNP: 002e.1 resource base 7 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
PNP: 002e.2
PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
PNP: 002e.3
PNP: 002e.3 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
PNP: 002e.3 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 002e.5
PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 60
PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 62
PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 72
PNP: 002e.6
PNP: 002e.6 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
PNP: 002e.6 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 002e.7
PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
PNP: 002e.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PNP: 002e.8
PNP: 002e.9
PNP: 002e.a
PNP: 002e.b
PNP: 002e.b resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
PNP: 002e.b resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
PCI: 00:0f.2
PCI: 00:0f.2 resource base 1ca0 size 10 align 4 gran 4 limit 1caf flags 60000100 index 20
PCI: 00:0f.3
PCI: 00:0f.3 resource base 1880 size 80 align 7 gran 7 limit 18ff flags 60000100 index 10
PCI: 00:0f.4
PCI: 00:0f.4 resource base fe026000 size 1000 align 12 gran 12 limit fe026fff flags 60000200 index 10
PCI: 00:0f.5
PCI: 00:0f.5 resource base fe027000 size 1000 align 12 gran 12 limit fe027fff flags 60000200 index 10
PCI: 00:0f.6
PCI: 00:0f.6 resource base fe024000 size 2000 align 13 gran 13 limit fe025fff flags 60000200 index 10
PCI: 00:0f.7
PCI: 00:0f.7 resource base fe028000 size 1000 align 12 gran 12 limit fe028fff flags 60000200 index 10
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
Done allocating resources.
BS: BS_DEV_RESOURCES times (us): entry 0 run 1419441 exit 0
Enabling resources...
PCI: 00:01.0 cmd <- 05
PCI: 00:01.1 subsystem <- 0000/0000
PCI: 00:01.1 cmd <- 03
PCI: 00:01.2 subsystem <- 0000/0000
PCI: 00:01.2 cmd <- 02
PCI: 00:0d.0 subsystem <- 0000/0000
PCI: 00:0d.0 cmd <- 03
PCI: 00:0f.0 cmd <- 09
PCI: 00:0f.2 cmd <- 01
PCI: 00:0f.3 subsystem <- 0000/0000
PCI: 00:0f.3 cmd <- 01
PCI: 00:0f.4 subsystem <- 0000/0000
PCI: 00:0f.4 cmd <- 02
PCI: 00:0f.5 subsystem <- 0000/0000
PCI: 00:0f.5 cmd <- 02
PCI: 00:0f.6 cmd <- 02
PCI: 00:0f.7 cmd <- 02
done.
BS: BS_DEV_ENABLE times (us): entry 0 run 45695 exit 0
Initializing devices...
Root Device init ...
Root Device init finished in 1919 usecs
CPU_CLUSTER: 0 init ...
>> Entering northbridge.c: cpu_bus_init
Initializing CPU #0
CPU: vendor AMD device 5a2
CPU: family 05, model 0a, stepping 02
geode_lx_init
Enabling cache
A20 (0x92): 2
A20 (0x92): 2
CPU geode_lx_init DONE
CPU #0 initialized
CPU_CLUSTER: 0 init finished in 22693 usecs
PCI: 00:01.0 init ...
>> Entering northbridge.c: northbridge_init
PCI: 00:01.0 init finished in 5924 usecs
PCI: 00:01.1 init ...
PCI: 00:01.1 init finished in 2014 usecs
PCI: 00:01.2 init ...
PCI: 00:01.2 init finished in 2013 usecs
PCI: 00:0d.0 init ...
PCI: 00:0d.0 init finished in 2013 usecs
PCI: 00:0f.0 init ...
cs5536: southbridge_init
RTC Init
GPIO_ADDR: 00001400
uarts_init: disable COM1
uarts_init: disable COM2
cs5536: southbridge_init: enable_ide_nand_flash is 0
PCI: 00:0f.0 init finished in 16788 usecs
PCI: 00:0f.2 init ...
cs5536_ide: ide_init
PCI: 00:0f.2 init finished in 3992 usecs
PCI: 00:0f.3 init ...
PCI: 00:0f.3 init finished in 2013 usecs
PCI: 00:0f.4 init ...
PCI: 00:0f.4 init finished in 2014 usecs
PCI: 00:0f.5 init ...
PCI: 00:0f.5 init finished in 2013 usecs
PCI: 00:0f.6 init ...
PCI: 00:0f.6 init finished in 2014 usecs
PCI: 00:0f.7 init ...
PCI: 00:0f.7 init finished in 2013 usecs
PNP: 002e.2 init ...
PNP: 002e.2 init finished in 1924 usecs
PNP: 002e.5 init ...
PNP: 002e.5 init finished in 1926 usecs
Devices initialized
Show all devs... After init.
Root Device: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:01.1: enabled 1
PCI: 00:01.2: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:0f.0: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 0
PNP: 002e.2: enabled 1
PNP: 002e.3: enabled 0
PNP: 002e.5: enabled 1
PNP: 002e.6: enabled 0
PNP: 002e.7: enabled 0
PNP: 002e.8: enabled 0
PNP: 002e.9: enabled 0
PNP: 002e.a: enabled 0
PNP: 002e.b: enabled 0
PCI: 00:0f.2: enabled 1
PCI: 00:0f.3: enabled 1
PCI: 00:0f.4: enabled 1
PCI: 00:0f.5: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
PCI: 00:0f.6: enabled 1
PCI: 00:0f.7: enabled 1
CPU: 00: enabled 1
BS: BS_DEV_INIT times (us): entry 0 run 190056 exit 0
CBMEM:
IMD: root @ 1f7df000 254 entries.
IMD: root @ 1f7dec00 62 entries.
Moving GDT to 1f7dea00...ok
Finalize devices...
Devices finalized
BS: BS_POST_DEVICE times (us): entry 9380 run 3494 exit 0
BS: BS_OS_RESUME_CHECK times (us): entry 0 run 2 exit 0
Copying Interrupt Routing Table to 0x000f0000... done.
PIRQ Entry 0 Dev/Fn: 1 Slot: 0
INT: A link: 1 bitmap: 800 IRQ: 11
INT: B link: 0 bitmap: 0 not routed
INT: C link: 0 bitmap: 0 not routed
INT: D link: 0 bitmap: 0 not routed
Assigning IRQ 11 to 0:1.1
Assigning IRQ 11 to 0:1.2
PIRQ Entry 1 Dev/Fn: F Slot: 0
INT: A link: 1 bitmap: 800 IRQ: 11
INT: B link: 2 bitmap: 20 IRQ: 5
INT: C link: 3 bitmap: 400 IRQ: 10
INT: D link: 4 bitmap: 400 IRQ: 10
Assigning IRQ 5 to 0:f.3
Assigning IRQ 10 to 0:f.4
Assigning IRQ 10 to 0:f.5
PIRQ Entry 2 Dev/Fn: D Slot: 0
INT: A link: 2 bitmap: 20 IRQ: 5
INT: B link: 0 bitmap: 0 not routed
INT: C link: 0 bitmap: 0 not routed
INT: D link: 0 bitmap: 0 not routed
Assigning IRQ 5 to 0:d.0
PIRQA: 11
PIRQB: 5
PIRQC: 10
PIRQD: 10
Copying Interrupt Routing Table to 0x1f7b5000... done.
PIRQ Entry 0 Dev/Fn: 1 Slot: 0
INT: A link: 1 bitmap: 800 IRQ: 11
INT: B link: 0 bitmap: 0 not routed
INT: C link: 0 bitmap: 0 not routed
INT: D link: 0 bitmap: 0 not routed
Assigning IRQ 11 to 0:1.1
Assigning IRQ 11 to 0:1.2
PIRQ Entry 1 Dev/Fn: F Slot: 0
INT: A link: 1 bitmap: 800 IRQ: 11
INT: B link: 2 bitmap: 20 IRQ: 5
INT: C link: 3 bitmap: 400 IRQ: 10
INT: D link: 4 bitmap: 400 IRQ: 10
Assigning IRQ 5 to 0:f.3
Assigning IRQ 10 to 0:f.4
Assigning IRQ 10 to 0:f.5
PIRQ Entry 2 Dev/Fn: D Slot: 0
INT: A link: 2 bitmap: 20 IRQ: 5
INT: B link: 0 bitmap: 0 not routed
INT: C link: 0 bitmap: 0 not routed
INT: D link: 0 bitmap: 0 not routed
Assigning IRQ 5 to 0:d.0
PIRQA: 11
PIRQB: 5
PIRQC: 10
PIRQD: 10
PIRQ table: 80 bytes.
smbios_write_tables: 1f7b4000
Root Device (AMD F2950)
DOMAIN: 0000 (AMD LX Northbridge)
PCI: 00:01.0 (AMD LX Northbridge)
PCI: 00:01.1 (AMD LX Northbridge)
PCI: 00:01.2 (AMD LX Northbridge)
PCI: 00:0d.0 (AMD Geode CS5536 Southbridge)
PCI: 00:0f.0 (AMD Geode CS5536 Southbridge)
PNP: 002e.0 (Winbond W83627HF Super I/O)
PNP: 002e.1 (Winbond W83627HF Super I/O)
PNP: 002e.2 (Winbond W83627HF Super I/O)
PNP: 002e.3 (Winbond W83627HF Super I/O)
PNP: 002e.5 (Winbond W83627HF Super I/O)
PNP: 002e.6 (Winbond W83627HF Super I/O)
PNP: 002e.7 (Winbond W83627HF Super I/O)
PNP: 002e.8 (Winbond W83627HF Super I/O)
PNP: 002e.9 (Winbond W83627HF Super I/O)
PNP: 002e.a (Winbond W83627HF Super I/O)
PNP: 002e.b (Winbond W83627HF Super I/O)
PCI: 00:0f.2 (AMD Geode CS5536 Southbridge)
PCI: 00:0f.3 (AMD Geode CS5536 Southbridge)
PCI: 00:0f.4 (AMD Geode CS5536 Southbridge)
PCI: 00:0f.5 (AMD Geode CS5536 Southbridge)
CPU_CLUSTER: 0 (AMD LX Northbridge)
APIC: 00 (unknown)
PCI: 00:0f.6 (unknown)
PCI: 00:0f.7 (unknown)
CPU: 00 (unknown)
SMBIOS tables: 340 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum 8063
Writing coreboot table at 0x1f7b6000
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000c0000-000000001f7b3fff: RAM
3. 000000001f7b4000-000000001f7dffff: CONFIGURATION TABLES
CBFS: 'Master Header Locator' located CBFS at [100:7ffc0)
FMAP: Found "FLASH" version 1.1 at 0.
FMAP: base = fff80000 size = 80000 #areas = 3
Wrote coreboot table at: 1f7b6000, 0x1c0 bytes, checksum d542
coreboot table: 472 bytes.
IMD ROOT 0. 1f7df000 00001000
IMD SMALL 1. 1f7de000 00001000
CONSOLE 2. 1f7be000 00020000
COREBOOT 3. 1f7b6000 00008000
IRQ TABLE 4. 1f7b5000 00001000
SMBIOS 5. 1f7b4000 00000800
IMD small region:
IMD ROOT 0. 1f7dec00 00000400
GDT 1. 1f7dea00 00000200
BS: BS_WRITE_TABLES times (us): entry 0 run 314280 exit 0
CBFS: 'Master Header Locator' located CBFS at [100:7ffc0)
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset 173c0 size e684
Loading segment from rom address 0xfff974f8
code (compression=1)
New segment dstaddr 0xe3ef4 memsize 0x1c10c srcaddr 0xfff97530 filesize 0xe64c
Loading segment from rom address 0xfff97514
Entry Point 0x000ff06e
Bounce Buffer at 1f739000, 501648 bytes
Loading Segment: addr: 0x00000000000e3ef4 memsz: 0x000000000001c10c filesz: 0x000000000000e64c
lb: [0x0000000000100000, 0x000000000013d3c8)
Post relocation: addr: 0x00000000000e3ef4 memsz: 0x000000000001c10c filesz: 0x000000000000e64c
using LZMA
[ 0x000e3ef4, 00100000, 0x00100000) <- fff97530
dest 000e3ef4, end 00100000, bouncebuffer 1f739000
Loaded segments
BS: BS_PAYLOAD_LOAD times (us): entry 0 run 204187 exit 0
Jumping to boot code at 000ff06e(1f7b6000)
CPU0: stack: 00114000 - 00115000, lowest used address 00114bc0, stack used: 1088 bytes
entry = 0x000ff06e
lb_start = 0x00100000
lb_size = 0x0003d3c8
buffer = 0x1f739000
SeaBIOS (version rel-1.9.0-10-gb3ef39f)
BUILD: gcc: (coreboot toolchain v1.40 June 7th, 2016) 5.3.0 binutils: (GNU Binutils) 2.26.20160125
Attempting to find coreboot table
Found coreboot table forwarder.
Now attempting to find coreboot memory map
Add to e820 map: 00000000 00001000 2
Add to e820 map: 00001000 0009f000 1
Add to e820 map: 000c0000 1f6f4000 1
Add to e820 map: 1f7b4000 0002c000 2
Add to e820 map: 00000000 00004000 1
SeaBIOS (version rel-1.9.0-10-gb3ef39f)
BUILD: gcc: (coreboot toolchain v1.40 June 7th, 2016) 5.3.0 binutils: (GNU Binutils) 2.26.20160125
Found coreboot cbmem console @ 1f7be000
Found mainboard AMD F2950
malloc preinit
Add to e820 map: 000a0000 00050000 -1
Add to e820 map: 000f0000 00010000 2
Add to e820 map: 1f774000 00040000 2
phys_alloc zone=0x000ef820 size=42400 align=20 ret=1f7699c0 (detail=0x1f769990)
Relocating init from 0x000e5300 to 0x1f7699c0 (size 42400)
malloc init
Found CBFS header at 0xfff80138
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f769890 (detail=0x1f769860)
Add romfile: cbfs master header (size=32)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f7697c0 (detail=0x1f769790)
Add romfile: fallback/romstage (size=17916)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f7696f0 (detail=0x1f7696c0)
Add romfile: fallback/ramstage (size=38307)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f769620 (detail=0x1f7695f0)
Add romfile: config (size=371)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f769550 (detail=0x1f769520)
Add romfile: revision (size=575)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f769480 (detail=0x1f769450)
Add romfile: pci1022,2081.rom (size=37376)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f7693b0 (detail=0x1f769380)
Add romfile: fallback/payload (size=59012)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f7692e0 (detail=0x1f7692b0)
Add romfile: payload_config (size=1895)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f769210 (detail=0x1f7691e0)
Add romfile: payload_revision (size=242)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f769140 (detail=0x1f769110)
Add romfile: pci10ec,8139.rom (size=53248)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f769070 (detail=0x1f769040)
Add romfile: vsa (size=57532)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f768fa0 (detail=0x1f768f70)
Add romfile: (size=255640)
phys_alloc zone=0x1f773ee0 size=156 align=10 ret=1f768ed0 (detail=0x1f768ea0)
Add romfile: bootblock (size=768)
multiboot: eax=0, ebx=0
init ivt
init bda
Add to e820 map: 0009fc00 00000400 2
init bios32
init PMM
init PNPBIOS table
init keyboard
init mouse
init pic
math cp init
PCI probe
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768e80 (detail=0x1f768e50)
PCI device 00:01.0 (vd=1022:2080 c=0600)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768e30 (detail=0x1f768e00)
PCI device 00:01.1 (vd=1022:2081 c=0300)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768de0 (detail=0x1f768db0)
PCI device 00:01.2 (vd=1022:2082 c=1010)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768d90 (detail=0x1f768d60)
PCI device 00:0d.0 (vd=10ec:8139 c=0200)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768d40 (detail=0x1f768d10)
PCI device 00:0f.0 (vd=1022:2090 c=0601)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768cf0 (detail=0x1f768cc0)
PCI device 00:0f.2 (vd=1022:209a c=0101)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768ca0 (detail=0x1f768c70)
PCI device 00:0f.3 (vd=1022:2093 c=0401)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768c50 (detail=0x1f768c20)
PCI device 00:0f.4 (vd=1022:2094 c=0c03)
phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768c00 (detail=0x1f768bd0)
PCI device 00:0f.5 (vd=1022:2095 c=0c03)
Found 9 PCI devices (max PCI bus is 00)
Relocating coreboot bios tables
phys_alloc zone=0x1f773ee8 size=31 align=10 ret=f6e80 (detail=0x1f768ba0)
Copying SMBIOS entry point from 0x1f7b4000 to 0x000f6e80
rsdp=0x00000000
tsc calibrate start=1449989653 end=1450673903 diff=684250
CPU Mhz=398
init timer
Scan for VGA option rom
phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f767000 (detail=0x1f768b70)
/1f767000\ Start thread
|1f767000| init usb
|1f767000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768b50 (detail=0x1f768b20)
|1f767000| EHCI init on dev 00:0f.5 (regs=0xfe027010)
|1f767000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f766000 (detail=0x1f768af0)
/1f766000\ Start thread
|1f766000| phys_alloc zone=0x1f773eec size=4096 align=1000 ret=1f7b3000 (detail=0x1f768ac0)
|1f766000| phys_alloc zone=0x1f773eec size=68 align=80 ret=1f7b2f80 (detail=0x1f768a90)
|1f766000| phys_alloc zone=0x1f773eec size=68 align=80 ret=1f7b2f00 (detail=0x1f768a60)
init ps2port
phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f765000 (detail=0x1f768a30)
/1f765000\ Start thread
|1f765000| i8042_flush
|1f765000| i8042_command cmd=1aa
|1f765000| i8042_wait_write
|1f765000| i8042_wait_read
|1f765000| i8042 param=55
|1f765000| i8042_command cmd=1ab
|1f765000| i8042_wait_write
|1f765000| i8042_wait_read
|1f765000| i8042 param=0
|1f765000| ps2_command aux=0 cmd=1ff
|1f765000| i8042 ctr old=30 new=30
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f767000| phys_alloc zone=0x1f773ee0 size=20 align=10 ret=1f768a10 (detail=0x1f7689e0)
|1f767000| OHCI init on dev 00:0f.4 (regs=0xfe026000)
|1f767000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f764000 (detail=0x1f7689b0)
/1f764000\ Start thread
|1f764000| phys_alloc zone=0x1f773eec size=256 align=100 ret=1f7b2e00 (detail=0x1f768980)
|1f764000| phys_alloc zone=0x1f773eec size=16 align=10 ret=1f7b2ff0 (detail=0x1f768950)
|1f766000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768930 (detail=0x1f768900)
|1f766000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f763000 (detail=0x1f7688d0)
/1f763000\ Start thread
init serial
Found 1 serial ports
init hard drives
phys_alloc zone=0x1f773ee8 size=20 align=10 ret=f6e60 (detail=0x1f7688a0)
ATA controller 1 at 1f0/3f4/1ca0 (irq 14 dev 7a)
phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f762000 (detail=0x1f768870)
/1f762000\ Start thread
|1f762000| powerup iobase=1f0 st=50
|1f762000| powerup iobase=1f0 st=50
|1f762000| ata_detect ata0-0: sc=55 sn=aa dh=a0
|1f762000| ata_reset drive=0x1f762dc0
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| ps2_sendbyte aux=0 cmd=ff
|1f765000| i8042_kbd_write c=255
|1f765000| i8042_wait_write
\1f767000/ End thread
phys_free 1f767000 (detail=0x1f768b70)
|1f766000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768b80 (detail=0x1f768840)
|1f766000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f767000 (detail=0x1f768810)
/1f767000\ Start thread
phys_alloc zone=0x1f773ee8 size=20 align=10 ret=f6e40 (detail=0x1f7687e0)
ATA controller 2 at 170/374/1ca8 (irq 15 dev 7a)
phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f761000 (detail=0x1f7687b0)
/1f761000\ Start thread
|1f761000| powerup IDE floating
|1f761000| powerup IDE floating
|1f761000| ata_detect ata1-0: sc=ff sn=ff dh=ff
|1f761000| powerup IDE floating
|1f761000| powerup IDE floating
|1f761000| ata_detect ata1-1: sc=ff sn=ff dh=ff
\1f761000/ End thread
phys_free 1f761000 (detail=0x1f7687b0)
|1f762000| ata_reset exit status=50
|1f765000| ps2 read fa
|1f764000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f7687c0 (detail=0x1f768790)
|1f764000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f761000 (detail=0x1f768760)
/1f761000\ Start thread
|1f766000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768740 (detail=0x1f768710)
|1f766000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f760000 (detail=0x1f7686e0)
/1f760000\ Start thread
|1f760000| phys_free 1f768740 (detail=0x1f768710)
\1f760000/ End thread
phys_free 1f760000 (detail=0x1f7686e0)
|1f767000| phys_free 1f768b80 (detail=0x1f768840)
\1f767000/ End thread
phys_free 1f767000 (detail=0x1f768810)
|1f763000| phys_free 1f768930 (detail=0x1f768900)
\1f763000/ End thread
phys_free 1f763000 (detail=0x1f7688d0)
|1f762000| send_cmd : read error (status=51 err=04)
|1f764000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768b80 (detail=0x1f768920)
|1f764000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f767000 (detail=0x1f7688f0)
/1f767000\ Start thread
|1f766000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f7688d0 (detail=0x1f768840)
|1f766000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f763000 (detail=0x1f768810)
/1f763000\ Start thread
|1f763000| phys_free 1f7688d0 (detail=0x1f768840)
\1f763000/ End thread
phys_free 1f763000 (detail=0x1f768810)
|1f762000| phys_alloc zone=0x1f773ee8 size=44 align=10 ret=f6e10 (detail=0x1f768840)
|1f762000| phys_alloc zone=0x1f773ee0 size=80 align=10 ret=1f768710 (detail=0x1f768810)
|1f762000| ata0-0: DML344I3-128-S-1 ATA-0 Hard-Disk (124 MiBytes)
|1f762000| Searching bootorder for: /pci@i0cf8/*@f,2/drive@0/disk@0
|1f762000| phys_alloc zone=0x1f773ee0 size=24 align=10 ret=1f7688d0 (detail=0x1f7686e0)
|1f762000| Registering bootable: ata0-0: DML344I3-128-S-1 ATA-0 Hard-Disk (124 MiBytes) (type:2 prio:103 data:f6e10)
|1f762000| ata_detect resetresult=0000
|1f762000| powerup iobase=1f0 st=50
|1f762000| powerup iobase=1f0 st=0
|1f762000| ata_detect ata0-1: sc=2a sn=2a dh=30
\1f762000/ End thread
phys_free 1f762000 (detail=0x1f768870)
|1f764000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768880 (detail=0x1f7686b0)
|1f764000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f763000 (detail=0x1f768680)
/1f763000\ Start thread
|1f763000| phys_free 1f768880 (detail=0x1f7686b0)
\1f763000/ End thread
phys_free 1f763000 (detail=0x1f768680)
|1f767000| phys_free 1f768b80 (detail=0x1f768920)
\1f767000/ End thread
phys_free 1f767000 (detail=0x1f7688f0)
|1f761000| phys_free 1f7687c0 (detail=0x1f768790)
\1f761000/ End thread
phys_free 1f761000 (detail=0x1f768760)
|1f766000| ehci_free_pipes 0x1f768b50
|1f764000| phys_alloc zone=0x1f773ee0 size=32 align=10 ret=1f768b80 (detail=0x1f768920)
|1f764000| phys_alloc zone=0x1f773ee0 size=4096 align=1000 ret=1f767000 (detail=0x1f7688f0)
/1f767000\ Start thread
|1f767000| phys_free 1f768b80 (detail=0x1f768920)
\1f767000/ End thread
phys_free 1f767000 (detail=0x1f7688f0)
|1f764000| ohci_free_pipes 0x1f768a10
|1f764000| phys_free 1f7b2e00 (detail=0x1f768980)
|1f764000| phys_free 1f7b2ff0 (detail=0x1f768950)
\1f764000/ End thread
phys_free 1f764000 (detail=0x1f7689b0)
|1f766000| phys_free 1f7b3000 (detail=0x1f768ac0)
|1f766000| phys_free 1f7b2f80 (detail=0x1f768a90)
|1f766000| phys_free 1f7b2f00 (detail=0x1f768a60)
|1f766000| phys_free 1f768b50 (detail=0x1f768b20)
\1f766000/ End thread
phys_free 1f766000 (detail=0x1f768af0)
|1f765000| ps2 read aa
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| ps2_command aux=0 cmd=f5
|1f765000| i8042 ctr old=30 new=30
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| ps2_sendbyte aux=0 cmd=f5
|1f765000| i8042_kbd_write c=245
|1f765000| i8042_wait_write
|1f765000| ps2 read fa
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| ps2_command aux=0 cmd=10f0
|1f765000| i8042 ctr old=30 new=30
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| ps2_sendbyte aux=0 cmd=f0
|1f765000| i8042_kbd_write c=240
|1f765000| i8042_wait_write
|1f765000| ps2 read fa
|1f765000| ps2_sendbyte aux=0 cmd=2
|1f765000| i8042_kbd_write c=2
|1f765000| i8042_wait_write
|1f765000| ps2 read fa
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| ps2_command aux=0 cmd=f4
|1f765000| i8042 ctr old=61 new=70
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| ps2_sendbyte aux=0 cmd=f4
|1f765000| i8042_kbd_write c=244
|1f765000| i8042_wait_write
|1f765000| ps2 read fa
|1f765000| i8042_command cmd=1060
|1f765000| i8042_wait_write
|1f765000| i8042_wait_write
|1f765000| PS2 keyboard initialized
\1f765000/ End thread
phys_free 1f765000 (detail=0x1f768a30)
All threads complete.
Scan for option roms
Attempting to init PCI bdf 00:01.0 (vd 1022:2080)
Attempting to map option rom on dev 00:01.0
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:01.2 (vd 1022:2082)
Attempting to map option rom on dev 00:01.2
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:0d.0 (vd 10ec:8139)
Copying data 53248@0xfffa64c8 to 53248@0x000c0000
Checking rom 0x000c0000 (sig aa55 size 104)
Running option rom at c000:0003
pmm call arg1=0
pmm00: length=d00 handle=ffffffff flags=2
phys_alloc zone=0x1f773ee0 size=53248 align=10 ret=1f75b6e0 (detail=0x1f768b70)
Attempting to init PCI bdf 00:0f.0 (vd 1022:2090)
Attempting to map option rom on dev 00:0f.0
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:0f.3 (vd 1022:2093)
Attempting to map option rom on dev 00:0f.3
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:0f.4 (vd 1022:2094)
Attempting to map option rom on dev 00:0f.4
Option rom sizing returned 0 0
Attempting to init PCI bdf 00:0f.5 (vd 1022:2095)
Attempting to map option rom on dev 00:0f.5
Option rom sizing returned 0 0
Checking rom 0x000c0000 (sig aa55 size 8)
Press ESC for boot menu.
Checking for bootsplash
Searching bootorder for: HALT
Mapping hd drive 0x000f6e10 to 0
drive 0x000f6e10: PCHS=992/8/32 translation=none LCHS=992/8/32 s=253952
finalize PMM
malloc finalize
Add to e820 map: 0009fc00 00000400 2
Space available for UMB: c1000-ef000, f66a0-f6e10
Add to e820 map: 1f774000 00040000 1
Returned 262144 bytes of ZoneHigh
e820 map has 5 items:
0: 0000000000000000 - 000000000009fc00 = 1 RAM
1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
3: 0000000000100000 - 000000001f7b4000 = 1 RAM
4: 000000001f7b4000 - 000000001f7e0000 = 2 RESERVED
Jump to int19
unimplemented handle_15XX:330:
a=8f00d04f b=50524f43 c=4d4f4445 d=1f758f00 ds=8f00 es=8f00 ss=e000
si=00000000 di=00000000 bp=00000776 sp=0000f86e cs=9293 ip=59b1 f=0207
unimplemented handle_15XX:330:
a=8f00d04f b=50524f43 c=4d4f4445 d=00008f00 ds=8f00 es=8f00 ss=e000
si=00000000 di=00000000 bp=0000075e sp=0000f86e cs=9293 ip=59b1 f=0203
enter handle_12:
a=00000200 b=0000a7ae c=00000000 d=000048fc ds=0000 es=0000 ss=e000
si=00000100 di=000038e4 bp=00000790 sp=0000f86e cs=0000 ip=7cdd f=0246
_______________________________________________
SeaBIOS mailing list
[email protected]
https://www.coreboot.org/mailman/listinfo/seabios
