[coreboot] Coreboot FILO boot from USB

2014-10-11 Thread Vipin Gahlaut
Hi Experts,

I am trying to boot Linux from USB using coreboot and FILO and not able to
find any documentation what parameter should I set on FILO prompt. I have
enabled USB support while building FILO and libpayload.

Booting from hard disk works fine as below.
Start qemu with -hda disk.img option and give following on FILO prompt
filoroot (hd0)
filokernel /boot/vmlinuz-2.6.20 root=/dev/hda console=ttyS0
filoboot

Now I am trying to boot from USB and start qemu with
-usbdevice disk:disk.img

I am not finding any information what parameter should I set. I tried using
root (hd0) (hd1) (sd0) FILO is not able to find my kernel image in /boot/

See errors below.

filo root
(hd1)
filo kernel
/boot/vmlinuz-2.6.20
Drive 1 does not
exist


Error 15: File not
found
filo root
(sd0)
filo kernel
/boot/vmlinuz-2.6.20   Unknown
device type: sda


Error 15: File not
found
filo root
(hd0)
filo kernel
/boot/vmlinuz-2.6.20
Drive 0 does not
exist


Error 15: File not
found
filo

Can someone please let me know what is expected device name for the usb I
enabled in qemu?
-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] broken boards

2014-10-11 Thread ron minnich
Nice work :-)

see you in a few days!

ron

On Fri, Oct 10, 2014 at 6:50 PM, Vladimir 'φ-coder/phcoder' Serbinenko
phco...@gmail.com wrote:
 On 11.10.2014 03:20, Vladimir 'φ-coder/phcoder' Serbinenko wrote:
 On 11.10.2014 03:03, ron minnich wrote:
 Android defaults sometimes surprise me.

 When we've had this kind of issue in the past a disassembly diff   of
 good vs bad has sometimes led to diagnosis. I think you have a rough
 idea what's broken so start there. Painful but necessary.

 .car.data is linked at wrong address.
 Working:
   4 .car.data 00b4  ff7f  ff7f  00012b00  2**5
   CONTENTS
 Broken:
   4 .car.data 00ac      00012b00  2**5
   CONTENTS

 http://review.coreboot.org/7042
 Ron








-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] 7042: cannot load payload

2014-10-11 Thread The Gluglug
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1

Disregard. I tried another grub.elf and it worked.

On 11/10/14 04:09, The Gluglug wrote:
 To clarify, this is a ThinkPad X60.
 
 GRUB2 payload (my own grub.elf, which I know is fine), native
 graphics. Microcode removed.
 
 On 11/10/14 04:08, The Gluglug wrote:
 I tried with latest master which has 7042 merged. Current commit 
 here is 0a66991a345f437e957ecc0ddeed70bc304d2a43
 
 Is this related?
 
 coreboot-4.0-7016-g0a66991-7BETC7WW (2.08 ) Sat Oct 11 03:53:37 
 BST 2014 starting...
 
 Mobile Intel(R) 82945GM/GME Express Chipset (G)MCH capable of up
 to FSB 800 MHz (G)MCH capable of up to DDR2-667 Setting up
 static southbridge registers... GPIOS... done. Disabling
 Watchdog reboot... done. Setting up static northbridge
 registers... done. Waiting for MCHBAR to come up...ok PM1_CNT:
 1c00 SMBus controller enabled. Setting up RAM controller.
 This mainboard supports Dual Channel Operation. DDR II Channel 0
 Socket 0: x16DS DDR II Channel 1 Socket 0: x8DDS Memory will be
 driven at 667MHz with CAS=5 clocks tRAS = 15 cycles tRP = 5
 cycles tRCD = 5 cycles Refresh: 7.8us tWR = 5 cycles DIMM 0 side
 0 = 512 MB DIMM 0 side 1 = 512 MB DIMM 2 side 0 = 1024 MB DIMM 2
 side 1 = 1024 MB tRFC = 43 cycles Setting Graphics Frequency...
 FSB: 667 MHz Voltage: 1.05V Render: 250MHz Display: 200MHz
 Setting Memory Frequency... CLKCFG=0x00010023, CLKCFG=0x00010043,
 ok Setting mode of operation for memory channels...Dual Channel
 Assymetric. Programming Clock Crossing...MEM=667 FSB=667... ok
 Setting RAM size... C0DRB = 0x20202010 C1DRB = 0x60606040 TOLUD =
 0x00c0 Setting row attributes... C0DRA = 0x0033 C1DRA = 0x0033
 DIMM0 has 8 banks. DIMM2 has 8 banks. one dimm per channel
 config.. Initializing System Memory IO... Programming Dual
 Channel RCOMP Table Index: 3 Programming DLL Timings... Enabling
 System Memory IO... jedec enable sequence: bank 0 jedec enable
 sequence: bank 1 bankaddr from bank size of rank 0 jedec enable
 sequence: bank 4 bankaddr from bank size of rank 1 jedec enable
 sequence: bank 5 bankaddr from bank size of rank 4
 receive_enable_autoconfig() for channel 0 find_strobes_low()
 set_receive_enable() medium=0x3, coarse=0x5 set_receive_enable()
 medium=0x1, coarse=0x5 set_receive_enable() medium=0x1,
 coarse=0x5 find_strobes_edge() set_receive_enable() medium=0x1,
 coarse=0x5 add_quarter_clock() mediumcoarse=15 fine=a1 
  set_receive_enable() medium=0x3, coarse=0x5 
 find_preamble() set_receive_enable() medium=0x3, coarse=0x4 
 set_receive_enable() medium=0x3, coarse=0x3 add_quarter_clock() 
 mediumcoarse=0f fine=21 normalize() set_receive_enable() 
 medium=0x0, coarse=0x4 receive_enable_autoconfig() for channel 1
  find_strobes_low() set_receive_enable() medium=0x3, coarse=0x5 
 set_receive_enable() medium=0x1, coarse=0x5 find_strobes_edge() 
 set_receive_enable() medium=0x1, coarse=0x5 add_quarter_clock() 
 mediumcoarse=15 fine=b2 set_receive_enable() medium=0x3, 
 coarse=0x5 find_preamble() set_receive_enable() medium=0x3, 
 coarse=0x4 set_receive_enable() medium=0x3, coarse=0x3 
 add_quarter_clock() mediumcoarse=0f fine=32 normalize() 
 set_receive_enable() medium=0x0, coarse=0x4 RAM initialization 
 finished. Setting up Egress Port RCRB Loading port arbitration 
 table ...ok Wait for VC1 negotiation ...ok Setting up DMI RCRB
 Wait for VC1 negotiation ...done.. Internal graphics: enabled
 Waiting for DMI hardware...ok Enabling PCI Express x16 Link
 SLOTSTS:  Disabling PCI Express x16 Link Wait for link to
 enter detect state... ok Setting up Root Complex Topology CBMEM:
 root @ bf7ff000 254 entries. Trying CBFS ramstage loader. CBFS:
 loading stage fallback/ramstage @ 0x10 (286780 bytes), entry
 @ 0x10 coreboot-4.0-7016-g0a66991-7BETC7WW (2.08 ) Sat Oct 11
 03:53:37 BST 2014 booting... BS: Entering BS_PRE_DEVICE state.
 CBMEM: recovering 4/254 entries from root @ bf7ff000 Moving GDT
 to bf7dc000...ok BS: Exiting BS_PRE_DEVICE state. BS:
 BS_PRE_DEVICE times (us): entry 7279 run 2979 exit 0 BS:
 Entering BS_DEV_INIT_CHIPS state. BS: Exiting BS_DEV_INIT_CHIPS
 state. BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 3324 exit 0
 BS: Entering BS_DEV_ENUMERATE state. Enumerating buses... Show
 all devs...Before device enumeration. Root Device: enabled 1
 CPU_CLUSTER: 0: enabled 1 APIC: 00: enabled 1 DOMAIN: :
 enabled 1 PCI: 00:00.0: enabled 1 PCI: 00:02.0: enabled 1 PCI:
 00:02.1: enabled 1 PCI: 00:1b.0: enabled 1 PCI: 00:1c.0: enabled
 1 PCI: 00:1c.1: enabled 1 PCI: 00:1d.0: enabled 1 PCI: 00:1d.1:
 enabled 1 PCI: 00:1d.2: enabled 1 PCI: 00:1d.3: enabled 1 PCI:
 00:1d.7: enabled 1 PCI: 00:1f.0: enabled 1 PNP: 00ff.1: enabled 1
 PNP: 00ff.2: enabled 1 PNP: 164e.2: enabled 1 PNP: 164e.3:
 enabled 1 PNP: 164e.7: enabled 1 PNP: 164e.19: enabled 1 PNP:
 002e.0: enabled 0 PNP: 002e.1: enabled 1 PNP: 002e.2: enabled 0
 PNP: 002e.3: enabled 1 PNP: 002e.7: enabled 1 PNP: 002e.a:
 enabled 0 PCI: 00:1f.1: enabled 1 PCI: 00:1f.2: 

[coreboot] i945 (x60) with and without 6804

2014-10-11 Thread The Gluglug
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1

vladimir requested this.

commit 0a66991a345f437e957ecc0ddeed70bc304d2a43
Author: Vladimir Serbinenko phco...@gmail.com
Date:   Sun Oct 5 14:34:17 2014 +0200

acpi: Remove explicit pointer tracking in per-device ssdt.

It's useless and error-prone.


acpidump outputs:

Without 6804: http://paste.debian.net/plain/125704

Then I cherry-pick changeset 6804 from gerrit, on top of
0a66991a345f437e957ecc0ddeed70bc304d2a43.

With 6804: http://paste.debian.net/plain/125703



Attached is a copy of my .config for X60

-BEGIN PGP SIGNATURE-
Version: GnuPG v1.4.11 (GNU/Linux)

iQEcBAEBAgAGBQJUOUg3AAoJEP9Ft0z50c+U2J4H/3s9exVYRuf1IPSpF4VP0oqa
kQUviPaBhRpY2MMyCB1SAScn5VBYLwRwWT0ykyBOSmU4ZN9YhbSM9+O+7dD2ZXkJ
WWuR3by+kC4fcocQZ1zGE+BOPk7Hs6rSfypIVRen5zm5zBJv1Qu4wEUR50I1TiLa
uEiyglI/R72bvFC/CSoeN5aNXbXTgPR6KonaXHazjgI1qmesjSTSQ7TIhoS9ZyOG
y6g3G5bWPZVR6vNnNMBopJLvliRVJsJ1WPN8qEXXwtUgkr/VhwgCeMQ57Whc2lLm
yLmY3T37JjKI0LnVKKkPMls8Z2Sy3zgGLm9w1rQKlialja5+npKurBrzdXSf5MU=
=nSis
-END PGP SIGNATURE-
#
# Automatically generated file; DO NOT EDIT.
# coreboot configuration
#

#
# General setup
#
CONFIG_EXPERT=y
CONFIG_LOCALVERSION=7BETC7WW (2.08 )
CONFIG_CBFS_PREFIX=fallback
CONFIG_COMPILER_GCC=y
# CONFIG_COMPILER_LLVM_CLANG is not set
# CONFIG_ANY_TOOLCHAIN is not set
# CONFIG_CCACHE is not set
# CONFIG_SCONFIG_GENPARSER is not set
CONFIG_USE_OPTION_TABLE=y
CONFIG_COMPRESS_RAMSTAGE=y
CONFIG_INCLUDE_CONFIG_FILE=y
CONFIG_EARLY_CBMEM_INIT=y
# CONFIG_BROKEN_CAR_MIGRATE is not set
CONFIG_DYNAMIC_CBMEM=y
# CONFIG_COLLECT_TIMESTAMPS is not set
# CONFIG_USE_BLOBS is not set
# CONFIG_COVERAGE is not set

#
# Mainboard
#
# CONFIG_VENDOR_AAEON is not set
# CONFIG_VENDOR_ABIT is not set
# CONFIG_VENDOR_ADLINK is not set
# CONFIG_VENDOR_ADVANSUS is not set
# CONFIG_VENDOR_ADVANTECH is not set
# CONFIG_VENDOR_AMD is not set
# CONFIG_VENDOR_AOPEN is not set
# CONFIG_VENDOR_APPLE is not set
# CONFIG_VENDOR_ARIMA is not set
# CONFIG_VENDOR_ARTECGROUP is not set
# CONFIG_VENDOR_ASI is not set
# CONFIG_VENDOR_ASROCK is not set
# CONFIG_VENDOR_ASUS is not set
# CONFIG_VENDOR_A_TREND is not set
# CONFIG_VENDOR_AVALUE is not set
# CONFIG_VENDOR_AXUS is not set
# CONFIG_VENDOR_AZZA is not set
# CONFIG_VENDOR_BACHMANN is not set
# CONFIG_VENDOR_BCOM is not set
# CONFIG_VENDOR_BIFFEROS is not set
# CONFIG_VENDOR_BIOSTAR is not set
# CONFIG_VENDOR_BROADCOM is not set
# CONFIG_VENDOR_COMPAQ is not set
# CONFIG_VENDOR_CUBIETECH is not set
# CONFIG_VENDOR_DIGITALLOGIC is not set
# CONFIG_VENDOR_DMP is not set
# CONFIG_VENDOR_EAGLELION is not set
# CONFIG_VENDOR_ECS is not set
# CONFIG_VENDOR_EMULATION is not set
# CONFIG_VENDOR_GETAC is not set
# CONFIG_VENDOR_GIGABYTE is not set
# CONFIG_VENDOR_GIZMOSPHERE is not set
# CONFIG_VENDOR_GOOGLE is not set
# CONFIG_VENDOR_HP is not set
# CONFIG_VENDOR_IBASE is not set
# CONFIG_VENDOR_IBM is not set
# CONFIG_VENDOR_IEI is not set
# CONFIG_VENDOR_INTEL is not set
# CONFIG_VENDOR_IWAVE is not set
# CONFIG_VENDOR_IWILL is not set
# CONFIG_VENDOR_JETWAY is not set
# CONFIG_VENDOR_KONTRON is not set
# CONFIG_VENDOR_LANNER is not set
CONFIG_VENDOR_LENOVO=y
# CONFIG_VENDOR_LINUTOP is not set
# CONFIG_VENDOR_LIPPERT is not set
# CONFIG_VENDOR_MITAC is not set
# CONFIG_VENDOR_MSI is not set
# CONFIG_VENDOR_NEC is not set
# CONFIG_VENDOR_NEWISYS is not set
# CONFIG_VENDOR_NOKIA is not set
# CONFIG_VENDOR_NVIDIA is not set
# CONFIG_VENDOR_PACKARDBELL is not set
# CONFIG_VENDOR_PCENGINES is not set
# CONFIG_VENDOR_RCA is not set
# CONFIG_VENDOR_RODA is not set
# CONFIG_VENDOR_SAMSUNG is not set
# CONFIG_VENDOR_SIEMENS is not set
# CONFIG_VENDOR_SOYO is not set
# CONFIG_VENDOR_SUNW is not set
# CONFIG_VENDOR_SUPERMICRO is not set
# CONFIG_VENDOR_TECHNEXION is not set
# CONFIG_VENDOR_TECHNOLOGIC is not set
# CONFIG_VENDOR_TELEVIDEO is not set
# CONFIG_VENDOR_TI is not set
# CONFIG_VENDOR_THOMSON is not set
# CONFIG_VENDOR_TRAVERSE is not set
# CONFIG_VENDOR_TYAN is not set
# CONFIG_VENDOR_VIA is not set
# CONFIG_VENDOR_WINENT is not set
# CONFIG_VENDOR_WYSE is not set
CONFIG_BOARD_SPECIFIC_OPTIONS=y
CONFIG_MAINBOARD_DIR=lenovo/x60
CONFIG_MAINBOARD_PART_NUMBER=ThinkPad X60 / X60s / X60t
CONFIG_IRQ_SLOT_COUNT=18
CONFIG_MAINBOARD_VENDOR=Lenovo
CONFIG_MAX_CPUS=2
CONFIG_RAMTOP=0x20
CONFIG_HEAP_SIZE=0x4000
CONFIG_RAMBASE=0x10
CONFIG_VGA_BIOS_ID=8086,27a2
CONFIG_DRIVERS_PS2_KEYBOARD=y
# CONFIG_ONBOARD_VGA_IS_PRIMARY is not set
# CONFIG_VGA_BIOS is not set
# CONFIG_CONSOLE_POST is not set
# CONFIG_UDELAY_IO is not set
CONFIG_DCACHE_RAM_BASE=0xffdf8000
CONFIG_DCACHE_RAM_SIZE=0x8000
CONFIG_ACPI_SSDTX_NUM=0
CONFIG_MMCONF_BASE_ADDRESS=0xf000
CONFIG_MAINBOARD_SMBIOS_MANUFACTURER=LENOVO
# CONFIG_PCI_64BIT_PREF_MEM is not set
CONFIG_UART_FOR_CONSOLE=0
CONFIG_ID_SECTION_OFFSET=0x80
CONFIG_STACK_SIZE=0x1000
CONFIG_CACHE_ROM_SIZE_OVERRIDE=0
CONFIG_CBFS_SIZE=0x20
CONFIG_POST_IO=y
CONFIG_POST_DEVICE=y
CONFIG_BOARD_LENOVO_X60=y
# CONFIG_BOARD_LENOVO_X200 is not set

[coreboot] Coreboot BOF at ELC

2014-10-11 Thread ron minnich
I'm hoping some of you will be there. I'd love it if some of you could
stand up and tell us what you're doing.

It's Monday at I believe 415pm -- check the schedule, don't trust me :-).

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot