[coreboot] Kconfig Fix for H8QME-2+.

[Knut Kujat]

The attached patch does several fixes so the H8QME-2+ boards builds and
boots successfully with Kconfig.
I also corrected some issues regarding mptables.

/Signed-off-by: Knut Kujat 

---

/Thats all :)

thx,
Knut Kujat
Index: src/mainboard/supermicro/h8qme_fam10/Kconfig
===
--- src/mainboard/supermicro/h8qme_fam10/Kconfig	(revisión: 5149)
+++ src/mainboard/supermicro/h8qme_fam10/Kconfig	(copia de trabajo)
@@ -4,6 +4,7 @@
 	select CPU_AMD_SOCKET_F_1207
 	select NORTHBRIDGE_AMD_AMDFAM10
 	select NORTHBRIDGE_AMD_AMDFAM10_ROOT_COMPLEX
+  select SOUTHBRIDGE_AMD_AMD8132
 	select SOUTHBRIDGE_NVIDIA_MCP55
 	select SUPERIO_WINBOND_W83627HF
 	select HAVE_PIRQ_TABLE
@@ -49,7 +50,7 @@
 
 config HEAP_SIZE
 	hex
-	default 0xc
+	default 0xff000
 	depends on BOARD_SUPERMICRO_H8QME_FAM10
 
 config APIC_ID_OFFSET
@@ -134,10 +135,14 @@
 
 config SERIAL_CPU_INIT
 	bool
-	default n
+	default y
 	depends on BOARD_SUPERMICRO_H8QME_FAM10
 
 config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
 	hex
 	default 0x1511
 	depends on BOARD_SUPERMICRO_H8QME_FAM10
+config STACK_SIZE
+  hex
+  default 0x1
+  depends on BOARD_SUPERMICRO_H8QME_FAM10
Index: src/mainboard/supermicro/h8qme_fam10/devicetree.cb
===
--- src/mainboard/supermicro/h8qme_fam10/devicetree.cb	(revisión: 5149)
+++ src/mainboard/supermicro/h8qme_fam10/devicetree.cb	(copia de trabajo)
@@ -19,87 +19,45 @@
 				irq 0x70 = 6
 				drq 0x74 = 2
 			end
-				device pnp 2e.1 off #  Parallel Port
-	 			io 0x60 = 0x378
-				irq 0x70 = 7
+  device pnp 2e.1 off #  Parallel Port
+   			io 0x60 = 0x378
+   			irq 0x70 = 7
 			end
-				device pnp 2e.2 on #  Com1
-	 			io 0x60 = 0x3f8
-				irq 0x70 = 4
+  device pnp 2e.2 on #  Com1
+   			io 0x60 = 0x3f8
+   			irq 0x70 = 4
 			end
-				device pnp 2e.3 on #  Com2
-	 			io 0x60 = 0x2f8
-				irq 0x70 = 3
+  device pnp 2e.3 off #  Com2
+   			io 0x60 = 0x2f8
+   			irq 0x70 = 3
 			end
-				device pnp 2e.5 on #  Keyboard
-	 			io 0x60 = 0x60
-	 			io 0x62 = 0x64
-				irq 0x70 = 1
-irq 0x72 = 12
+  device pnp 2e.5 on #  Keyboard
+   			io 0x60 = 0x60
+   			io 0x62 = 0x64
+   			irq 0x70 = 1
+			  irq 0x72 = 12
 			end
-				device pnp 2e.6 off  # SFI 
-	 			io 0x62 = 0x100
+  device pnp 2e.6 off  # SFI 
+  			io 0x62 = 0x100
 			end
-				device pnp 2e.7 off #  GPIO_GAME_MIDI
-io 0x60 = 0x220
-io 0x62 = 0x300
-irq 0x70 = 9
+  device pnp 2e.7 off #  GPIO_GAME_MIDI
+				io 0x60 = 0x220
+io 0x62 = 0x300
+irq 0x70 = 9
 			end		
-				device pnp 2e.8 off end #  WDTO_PLED
-				device pnp 2e.9 off end #  GPIO_SUSLED
-				device pnp 2e.a off end #  ACPI
-				device pnp 2e.b on #  HW Monitor
- 	 			io 0x60 = 0x290
-irq 0x70 = 5
-	end
+	device pnp 2e.8 off end #  WDTO_PLED
+	device pnp 2e.9 off end #  GPIO_SUSLED
+	device pnp 2e.a off end #  ACPI
+	device pnp 2e.b on #  HW Monitor
+ 	 			io 0x60 = 0x290
+			 	irq 0x70 = 5
+  end
 		end
 	end
-			device pci 1.1 on # SM 0
-chip drivers/generic/generic #dimm 0-0-0
-device i2c 50 on end  
-end  
-chip drivers/generic/generic #dimm 0-0-1
-device i2c 51 on end
-end 
-chip drivers/generic/generic #dimm 0-1-0
-device i2c 52 on end
-end 
-chip drivers/generic/generic #dimm 0-1-1
-device i2c 53 on end
-end  
-   

Re: [coreboot] Kconfig Fix for H8QME-2+.

[Patrick Georgi]

Am 24.02.2010 09:35, schrieb Knut Kujat:
> The attached patch does several fixes so the H8QME-2+ boards builds and
> boots successfully with Kconfig.
> I also corrected some issues regarding mptables.
> 
> /Signed-off-by: Knut Kujat 
Acked-by: Patrick Georgi 

Committed as r5154. I changed whitespace a bit, so it will probably
conflict on your tree.

Thanks,
Patrick

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] Kconfig Fix for H8QME-2+.

[Stefan Reinauer]

On 2/24/10 9:35 AM, Knut Kujat wrote:
> The attached patch does several fixes so the H8QME-2+ boards builds and
> boots successfully with Kconfig.
> I also corrected some issues regarding mptables.
>
> /Signed-off-by: Knut Kujat 
>   
Wow... about a Megabyte of heap and 64kb stack? That's quite a lot... It
will definitely break S3 as it's currently implemented (assumes that all
of coreboot fits in 1MB, code, heap, stack)

Stefan

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [coreboot] Kconfig Fix for H8QME-2+.

[Knut Kujat]

Stefan Reinauer escribió:
> On 2/24/10 9:35 AM, Knut Kujat wrote:
>   
>> The attached patch does several fixes so the H8QME-2+ boards builds and
>> boots successfully with Kconfig.
>> I also corrected some issues regarding mptables.
>>
>> /Signed-off-by: Knut Kujat 
>>   
>> 
> Wow... about a Megabyte of heap and 64kb stack? That's quite a lot... It
> will definitely break S3 as it's currently implemented (assumes that all
> of coreboot fits in 1MB, code, heap, stack)
>
> Stefan
>
>   
Hi,

the big heap is because of some experiments I was doing with some htx
cards on one it told me at a certain point of the boot process that
malloc failed so I started increasing the heap size  until I was so
annoyed about none of the values were working so I "aimed high" but
without card I got it booting with  heap size = 0xc000. So which value
should go into the Kconfig file ? I guess 0xc000?!

Thx,
Knut Kujat.

-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot