Radeon/Irongate patch

2001-09-15 Thread Aaron Lehmann

This hack makes the Radeon work on an AMD761 chipset. I've tested it
personally. It should suffice until CVS' real fixes eventually get
merged in.

For users of DRM, SCT's similar kernel patch at
http://uwsg.iu.edu/hypermail/linux/kernel/0109.1/0752.html may be
important.


--- xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_accel.c~  Sat Sep 15 07:07:22 
2001
+++ xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_accel.c   Thu Sep 13 23:14:33 
+2001
@@ -255,8 +255,8 @@
   RADEON_SOFT_RESET_RE |
   RADEON_SOFT_RESET_PP |
   RADEON_SOFT_RESET_E2 |
-  RADEON_SOFT_RESET_RB |
-  RADEON_SOFT_RESET_HDP);
+  RADEON_SOFT_RESET_RB /*|
+  RADEON_SOFT_RESET_HDP*/);
 INREG(RADEON_RBBM_SOFT_RESET);
 OUTREG(RADEON_RBBM_SOFT_RESET, rbbm_soft_reset  (CARD32)
 ~(RADEON_SOFT_RESET_CP |
@@ -265,8 +265,8 @@
   RADEON_SOFT_RESET_RE |
   RADEON_SOFT_RESET_PP |
   RADEON_SOFT_RESET_E2 |
-  RADEON_SOFT_RESET_RB |
-  RADEON_SOFT_RESET_HDP));
+  RADEON_SOFT_RESET_RB/* |
+  RADEON_SOFT_RESET_HDP*/));
 INREG(RADEON_RBBM_SOFT_RESET);
 
 OUTPLL(RADEON_MCLK_CNTL,mclk_cntl);


-- 
To UNSUBSCRIBE, email to [EMAIL PROTECTED]
with a subject of unsubscribe. Trouble? Contact [EMAIL PROTECTED]




Radeon/Irongate patch

2001-09-15 Thread Aaron Lehmann
This hack makes the Radeon work on an AMD761 chipset. I've tested it
personally. It should suffice until CVS' real fixes eventually get
merged in.

For users of DRM, SCT's similar kernel patch at
http://uwsg.iu.edu/hypermail/linux/kernel/0109.1/0752.html may be
important.


--- xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_accel.c~  Sat Sep 15 
07:07:22 2001
+++ xc/programs/Xserver/hw/xfree86/drivers/ati/radeon_accel.c   Thu Sep 13 
23:14:33 2001
@@ -255,8 +255,8 @@
   RADEON_SOFT_RESET_RE |
   RADEON_SOFT_RESET_PP |
   RADEON_SOFT_RESET_E2 |
-  RADEON_SOFT_RESET_RB |
-  RADEON_SOFT_RESET_HDP);
+  RADEON_SOFT_RESET_RB /*|
+  RADEON_SOFT_RESET_HDP*/);
 INREG(RADEON_RBBM_SOFT_RESET);
 OUTREG(RADEON_RBBM_SOFT_RESET, rbbm_soft_reset  (CARD32)
 ~(RADEON_SOFT_RESET_CP |
@@ -265,8 +265,8 @@
   RADEON_SOFT_RESET_RE |
   RADEON_SOFT_RESET_PP |
   RADEON_SOFT_RESET_E2 |
-  RADEON_SOFT_RESET_RB |
-  RADEON_SOFT_RESET_HDP));
+  RADEON_SOFT_RESET_RB/* |
+  RADEON_SOFT_RESET_HDP*/));
 INREG(RADEON_RBBM_SOFT_RESET);
 
 OUTPLL(RADEON_MCLK_CNTL,mclk_cntl);