Re: [PATCH v3] irq/arm-gicv3.h: Customize CPU Interface init

2022-07-12 Thread Sebastian Huber 

On 12/07/2022 08:25, Chris Johns wrote:

On 11/7/2022 7:16 pm, Sebastian Huber wrote:

Use the existing WRITE_SR() abstraction to access the interrupt group 0 and 1
enable registers.  This fixes the build for the AArch32 target.

Add BSP options which define the initial values of CPU Interface registers.
---
v3:

* Fix variant-specific default values.

* Add BSP options for ICC_BPR0, ICC_BPR1, ICC_CTRL, ICC_PMR, and ICC_SRE.

Looks good and tested on Versal hardware.


Thanks for testing the patch. I checked it in.

--
embedded brains GmbH
Herr Sebastian HUBER
Dornierstr. 4
82178 Puchheim
Germany
email: sebastian.hu...@embedded-brains.de
phone: +49-89-18 94 741 - 16
fax:   +49-89-18 94 741 - 08

Registergericht: Amtsgericht München
Registernummer: HRB 157899
Vertretungsberechtigte Geschäftsführer: Peter Rasmussen, Thomas Dörfler
Unsere Datenschutzerklärung finden Sie hier:
https://embedded-brains.de/datenschutzerklaerung/
___
devel mailing list
devel@rtems.org
http://lists.rtems.org/mailman/listinfo/devel

Re: [PATCH v3] irq/arm-gicv3.h: Customize CPU Interface init

2022-07-12 Thread Chris Johns 
On 11/7/2022 7:16 pm, Sebastian Huber wrote:
> Use the existing WRITE_SR() abstraction to access the interrupt group 0 and 1
> enable registers.  This fixes the build for the AArch32 target.
> 
> Add BSP options which define the initial values of CPU Interface registers.
> ---
> v3:
> 
> * Fix variant-specific default values.
> 
> * Add BSP options for ICC_BPR0, ICC_BPR1, ICC_CTRL, ICC_PMR, and ICC_SRE.

Looks good and tested on Versal hardware.

Thanks
Chris
___
devel mailing list
devel@rtems.org
http://lists.rtems.org/mailman/listinfo/devel