Re: gEDA-user: [PATCH] gsch2pcb: Add `outline' layer to default PCB template.

[Bob Paddock]

> decided that top/bottom is the way to go.

"Primary" and "Secondary" are becoming more common in industry.

Top and Bottom can be ambiguous in that it might be designed as Top
then mounted upside down in equipment for use.
Might say "This side up" on the *bottom* for the installer to read
when servicing the equipment.


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user

Re: gEDA-user: [PATCH] gsch2pcb: Add `outline' layer to default PCB template.

[Kai-Martin Knaak]

Peter TB Brett wrote:

> Could you please test this patch and see if it does what you had in
> mind?

Surprise: Layer 3 was already defined as outline layer defined in 
gaf-head. With your patch I got two such layers ;-)

While at it, I note, that the first two layers are still "component" 
and "solder". In the days of SMD technology this designation becomes
increasingly obsolete. IIRC, we discussed this issue before and 
decided that top/bottom is the way to go. I will come up with patches
in code and documentation, if you don't neat me.

What is the intended use of "GND" and "power". By default, these 
layers are in neither copper layer.

---<)kaimartin(>---
-- 
Kai-Martin Knaak
Email: k...@familieknaak.de
Öffentlicher PGP-Schlüssel:
http://pool.sks-keyservers.net:11371/pks/lookup?search=0x6C0B9F53



___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user

gEDA-user: [PATCH] gsch2pcb: Add `outline' layer to default PCB template.

[Peter TB Brett]

Hi Kai-Martin,

Could you please test this patch and see if it does what you had in
mind?

Thanks,

   Peter


-- 
Peter Brett 
Remote Sensing Research Group
Surrey Space Centre

From 69c00410599bbd1580e2c353553c4d63a99f0f3d Mon Sep 17 00:00:00 2001
From: Peter TB Brett 
Date: Wed, 5 Jan 2011 10:29:39 +
Subject: [PATCH] gsch2pcb: Add `outline' layer to default PCB template.

Adds the `outline' (board physical outline) layer to the default PCB
template used by `gsch2pcb' when initially creating a .pcb file for a
design.  Requested by Kai Martin Knaak .
---
 gnetlist/scheme/gnet-gsch2pcb.scm.in |7 ---
 1 files changed, 4 insertions(+), 3 deletions(-)

diff --git a/gnetlist/scheme/gnet-gsch2pcb.scm.in b/gnetlist/scheme/gnet-gsch2pcb.scm.in
index afe0251..0442ac4 100644
--- a/gnetlist/scheme/gnet-gsch2pcb.scm.in
+++ b/gnetlist/scheme/gnet-gsch2pcb.scm.in
@@ -39,7 +39,7 @@
 (display "Thermal[0.50]\n" port)
 (display "DRC[1000 1000 1000 1000 1500 1000]\n" port)
 (display "Flags(\"nameonpcb,uniquename,clearnew,snappin\")\n" port)
-(display "Groups(\"1,c:2,s:3:4:5:6:7:8\")\n" port)
+(display "Groups(\"1,c:2,s:3:4:5:6:7:8:9\")\n" port)
 (display "Styles[\"Signal,1000,3600,2000,1000:" port)
 (display "Power,2500,6000,3500,1000:" port)
 (display "Fat,4000,6000,3500,1000:" port)
@@ -58,8 +58,9 @@
 (display "Layer(6 \"signal1\")\n(\n)\n" port)
 (display "Layer(7 \"signal2\")\n(\n)\n" port)
 (display "Layer(8 \"signal3\")\n(\n)\n" port)
-(display "Layer(9 \"silk\")\n(\n)\n" port)
-(display "Layer(10 \"silk\")\n(\n)" port)
+(display "Layer(9 \"outline\")\n(\n)\n" port)
+(display "Layer(10 \"silk\")\n(\n)\n" port)
+(display "Layer(11 \"silk\")\n(\n)" port)
 (newline port)))
 
 ;;
-- 
1.7.0.1.138.ga75b



pgpdQ6RH4cj8Y.pgp
Description: PGP signature


___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user