[gem5-dev] Change in gem5/gem5[master]: x86: Use the m5 op range in the system.

2020-02-06 Thread Gabe Black (Gerrit)
Gabe Black has submitted this change. (  
https://gem5-review.googlesource.com/c/public/gem5/+/23182 )


Change subject: x86: Use the m5 op range in the system.
..

x86: Use the m5 op range in the system.

Don't hard code a range into the TLB.

Jira Issue: https://gem5.atlassian.net/browse/GEM5-187

Change-Id: I0ead4353672ccf6e3e51ddbb4676be3a09f1136a
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/23182
Maintainer: Gabe Black 
Tested-by: kokoro 
Reviewed-by: Pouya Fotouhi 
Reviewed-by: Jason Lowe-Power 
---
M src/arch/x86/X86TLB.py
M src/arch/x86/tlb.cc
M src/arch/x86/tlb.hh
3 files changed, 4 insertions(+), 3 deletions(-)

Approvals:
  Jason Lowe-Power: Looks good to me, approved
  Pouya Fotouhi: Looks good to me, approved
  Gabe Black: Looks good to me, approved
  kokoro: Regressions pass



diff --git a/src/arch/x86/X86TLB.py b/src/arch/x86/X86TLB.py
index 2e61d02..b3200ec 100644
--- a/src/arch/x86/X86TLB.py
+++ b/src/arch/x86/X86TLB.py
@@ -55,5 +55,6 @@
 cxx_class = 'X86ISA::TLB'
 cxx_header = 'arch/x86/tlb.hh'
 size = Param.Unsigned(64, "TLB size")
+system = Param.System(Parent.any, "system object")
 walker = Param.X86PagetableWalker(\
 X86PagetableWalker(), "page table walker")
diff --git a/src/arch/x86/tlb.cc b/src/arch/x86/tlb.cc
index 2985a8b..65ed9c0 100644
--- a/src/arch/x86/tlb.cc
+++ b/src/arch/x86/tlb.cc
@@ -61,7 +61,7 @@

 TLB::TLB(const Params *p)
 : BaseTLB(p), configAddress(0), size(p->size),
-  tlb(size), lruSeq(0)
+  tlb(size), lruSeq(0), m5opRange(p->system->m5opRange())
 {
 if (!size)
 fatal("TLBs must have a non-zero size.\n");
@@ -229,8 +229,6 @@
 {
 Addr paddr = req->getPaddr();

-AddrRange m5opRange(0x, 0x1);
-
 if (m5opRange.contains(paddr)) {
 req->setFlags(Request::MMAPPED_IPR | Request::GENERIC_IPR |
   Request::STRICT_ORDER);
diff --git a/src/arch/x86/tlb.hh b/src/arch/x86/tlb.hh
index b969bca..21bd640 100644
--- a/src/arch/x86/tlb.hh
+++ b/src/arch/x86/tlb.hh
@@ -100,6 +100,8 @@
 TlbEntryTrie trie;
 uint64_t lruSeq;

+AddrRange m5opRange;
+
 // Statistics
 Stats::Scalar rdAccesses;
 Stats::Scalar wrAccesses;

--
To view, visit https://gem5-review.googlesource.com/c/public/gem5/+/23182
To unsubscribe, or for help writing mail filters, visit  
https://gem5-review.googlesource.com/settings


Gerrit-Project: public/gem5
Gerrit-Branch: master
Gerrit-Change-Id: I0ead4353672ccf6e3e51ddbb4676be3a09f1136a
Gerrit-Change-Number: 23182
Gerrit-PatchSet: 11
Gerrit-Owner: Gabe Black 
Gerrit-Reviewer: Brandon Potter 
Gerrit-Reviewer: Gabe Black 
Gerrit-Reviewer: Jason Lowe-Power 
Gerrit-Reviewer: Pouya Fotouhi 
Gerrit-Reviewer: kokoro 
Gerrit-MessageType: merged
___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

[gem5-dev] Change in gem5/gem5[master]: x86: Use the m5 op range in the system.

2019-11-27 Thread Gabe Black (Gerrit)
Gabe Black has uploaded this change for review. (  
https://gem5-review.googlesource.com/c/public/gem5/+/23182 )



Change subject: x86: Use the m5 op range in the system.
..

x86: Use the m5 op range in the system.

Don't hard code a range into the TLB.

Change-Id: I0ead4353672ccf6e3e51ddbb4676be3a09f1136a
---
M src/arch/x86/tlb.cc
M src/arch/x86/tlb.hh
2 files changed, 3 insertions(+), 3 deletions(-)



diff --git a/src/arch/x86/tlb.cc b/src/arch/x86/tlb.cc
index 2985a8b..36a2f9f 100644
--- a/src/arch/x86/tlb.cc
+++ b/src/arch/x86/tlb.cc
@@ -61,7 +61,7 @@

 TLB::TLB(const Params *p)
 : BaseTLB(p), configAddress(0), size(p->size),
-  tlb(size), lruSeq(0)
+  tlb(size), lruSeq(0),  
m5opRange(p->walker->params()->system->m5opRange())

 {
 if (!size)
 fatal("TLBs must have a non-zero size.\n");
@@ -229,8 +229,6 @@
 {
 Addr paddr = req->getPaddr();

-AddrRange m5opRange(0x, 0x1);
-
 if (m5opRange.contains(paddr)) {
 req->setFlags(Request::MMAPPED_IPR | Request::GENERIC_IPR |
   Request::STRICT_ORDER);
diff --git a/src/arch/x86/tlb.hh b/src/arch/x86/tlb.hh
index b969bca..21bd640 100644
--- a/src/arch/x86/tlb.hh
+++ b/src/arch/x86/tlb.hh
@@ -100,6 +100,8 @@
 TlbEntryTrie trie;
 uint64_t lruSeq;

+AddrRange m5opRange;
+
 // Statistics
 Stats::Scalar rdAccesses;
 Stats::Scalar wrAccesses;

--
To view, visit https://gem5-review.googlesource.com/c/public/gem5/+/23182
To unsubscribe, or for help writing mail filters, visit  
https://gem5-review.googlesource.com/settings


Gerrit-Project: public/gem5
Gerrit-Branch: master
Gerrit-Change-Id: I0ead4353672ccf6e3e51ddbb4676be3a09f1136a
Gerrit-Change-Number: 23182
Gerrit-PatchSet: 1
Gerrit-Owner: Gabe Black 
Gerrit-MessageType: newchange
___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev