Hey Boris,
Absolutely, it should be easy for this to work with POWER, Arm, etc. I
believe that Joel is actually working on Arm support (not sure about
POWER). We chose to only support RISC-V at this release since we haven't
tested others. That said, it should be mostly just SConscript changes to
compile these in when other versions of gem5 are built.
Cheers,
Jason
On Sat, Dec 18, 2021 at 12:24 PM Boris Shingarov via gem5-dev <
gem5-dev@gem5.org> wrote:
> This is very interesting especially in view of what Prof. Wu Feng said in
> this year's OpenPOWER conference about "vertically integrated" teaching:
> https://www.youtube.com/watch?v=nfOzppTBiQE
> His curriculum is also based on gem5 (although for the ISA he uses
> OpenPOWER, not RISC-V).
> I would like to hope that what we are witnessing is the start of a common
> phenomenon which will rapidly grow beyond VT and UC Davis.
>
> I don't imagine there is much RISC-V-specific stuff in this
> relation-chain, so it should be easy to make LupIO work with OpenPOWER too,
> right?
>
> -"Bobby Bruce via gem5-dev" wrote: -
> To: "gem5 Developer List"
> From: "Bobby Bruce via gem5-dev"
> Date: 12/03/2021 09:43PM
> Cc: "Melissa Jost" , llhin...@ucdavis.edu, "Joël
> Porquet-Lupine" , "Bobby Bruce"
> Subject: [gem5-dev] LupIO: Friendly IO Devices for gem5 (reviews
> appreciated!)
>
> Dear all,
>
> Here at UC Davis two undergraduate students, Melissa Jost and Laura
> Hinman, have been working on incorporating LupIO devices into gem5.
>
> For those unaware, LupIO devices were developed by Prof. Joel
> Porquet-Lupine as a set of open-source I/O devices to be used for teaching.
> They were designed to model a complete set of I/O devices that are neither
> too complex to teach in a classroom setting, or too simple to translate to
> understanding real-world devices. Our collection consists of a real-time
> clock, random number generator, terminal device, block device, system
> controller, timer device, programmable interrupt controller, as well as an
> inter-processor interrupt controller. A more detailed outline of LupIO can
> be found here:
> https://luplab.cs.ucdavis.edu/assets/lupio/wcae21-porquet-lupio-paper.pdf
> . Within gem5, these devices offer the capability to run simulations with a
> complete set of I/O devices that are both easy to understand and manipulate.
>
> Prior to Melissa and Laura's work these devices were only available for
> use with QEMU. They have worked diligently over the past term to
> incorporate these into gem5 for the RISCV ISA. They have incrementally
> added each device into gem5, and into a LupV gem5 Board (LupvBoard) which,
> when using gem5 alongside the correct device drivers in Linux, provides the
> capability of booting a RISC-V Linux system with SMP support.
>
> At present this work exists as a relation-chain in Gerrit:
> https://gem5-review.googlesource.com/c/public/gem5/+/53040. We would
> appreciate feedback on this relation-chain by those interested in this
> work. We hope we can get this chain submitted into the develop branch soon
> so it can be part of the gem5 v21.2 release.
>
> For those interested in setting up and running the LupvBoard, an example
> configuration script has been included at the top of the relation chain:
> https://gem5-review.googlesource.com/c/public/gem5/+/53046.
>
> Kind regards,
> Bobby
>
> --
> Dr. Bobby R. Bruce
> Room 3050,
> Kemper Hall, UC Davis
> Davis,
> CA, 95616
>
> web: https://www.bobbybruce.net
> ___
> gem5-dev mailing list -- gem5-dev@gem5.org
> To unsubscribe send an email to gem5-dev-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
> ___
> gem5-dev mailing list -- gem5-dev@gem5.org
> To unsubscribe send an email to gem5-dev-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
___
gem5-dev mailing list -- gem5-dev@gem5.org
To unsubscribe send an email to gem5-dev-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
