Re: [m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-24 Thread Arkaprava Basu

Yeah I will talk to Nilay. Its bizarre :(

Thanks
Arka

On 03/23/2011 05:02 PM, Lisa Hsu wrote:

Yes, that's bizarre, since I was using the same tip, no patches applied.
  Don't know what to tell you Arka...since you and Nilay are both in
Wisconsin maybe you can look at the differences in your setups, because so
far it seems like it's just you :P.

Lisa

On Wed, Mar 23, 2011 at 1:55 PM, Nilay Vaish  wrote:


It is working fine for me.

  ./build/X86_SE_MESI_CMP_directory/m5.fast
./configs/example/ruby_random_test.py -n 4 -l 1

M5 Simulator System

Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved


M5 compiled Mar 23 2011 15:53:38
M5 started Mar 23 2011 15:53:52
M5 executing on mumble-09.cs.wisc.edu
command line: ./build/X86_SE_MESI_CMP_directory/m5.fast
./configs/example/ruby_random_test.py -n 4 -l 1

Global frequency set at 10 ticks per second
info: Entering event queue @ 0.  Starting simulation...
hack: be nice to actually delete the event here
Exiting @ tick 14536941 because Ruby Tester completed




On Wed, 23 Mar 2011, Nilay Vaish wrote:

  I will try to bisect this.


--
Nilay

On Wed, 23 Mar 2011, Arkaprava Basu wrote:

  Hi Lisa and Nilay,

   Thanks for the response. Following is the tip of my repo

changeset:   8174:e21f6e70169e
tag: tip
user:Nilay Vaish
date:Tue Mar 22 06:41:54 2011 -0500
summary: Ruby: Remove CacheMsg class from SLICC

So this is after Nilay's patch for CacheMsg. And yes it did not tun for
10-15 mins, died immediately. The architecture should not matter for
random_tester. I am not sure then why its breaking. Seems like something
broken.

Thanks
Arka





  ___

m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev



___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev

___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev


Re: [m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-23 Thread Lisa Hsu
Yes, that's bizarre, since I was using the same tip, no patches applied.
 Don't know what to tell you Arka...since you and Nilay are both in
Wisconsin maybe you can look at the differences in your setups, because so
far it seems like it's just you :P.

Lisa

On Wed, Mar 23, 2011 at 1:55 PM, Nilay Vaish  wrote:

> It is working fine for me.
>
>  ./build/X86_SE_MESI_CMP_directory/m5.fast
> ./configs/example/ruby_random_test.py -n 4 -l 1
>
> M5 Simulator System
>
> Copyright (c) 2001-2008
> The Regents of The University of Michigan
> All Rights Reserved
>
>
> M5 compiled Mar 23 2011 15:53:38
> M5 started Mar 23 2011 15:53:52
> M5 executing on mumble-09.cs.wisc.edu
> command line: ./build/X86_SE_MESI_CMP_directory/m5.fast
> ./configs/example/ruby_random_test.py -n 4 -l 1
>
> Global frequency set at 10 ticks per second
> info: Entering event queue @ 0.  Starting simulation...
> hack: be nice to actually delete the event here
> Exiting @ tick 14536941 because Ruby Tester completed
>
>
>
>
> On Wed, 23 Mar 2011, Nilay Vaish wrote:
>
>  I will try to bisect this.
>>
>>
>> --
>> Nilay
>>
>> On Wed, 23 Mar 2011, Arkaprava Basu wrote:
>>
>>  Hi Lisa and Nilay,
>>>
>>>   Thanks for the response. Following is the tip of my repo
>>>
>>> changeset:   8174:e21f6e70169e
>>> tag: tip
>>> user:Nilay Vaish
>>> date:Tue Mar 22 06:41:54 2011 -0500
>>> summary: Ruby: Remove CacheMsg class from SLICC
>>>
>>> So this is after Nilay's patch for CacheMsg. And yes it did not tun for
>>> 10-15 mins, died immediately. The architecture should not matter for
>>> random_tester. I am not sure then why its breaking. Seems like something
>>> broken.
>>>
>>> Thanks
>>> Arka
>>>
>>>
>>>
>>>
>>  ___
> m5-dev mailing list
> m5-dev@m5sim.org
> http://m5sim.org/mailman/listinfo/m5-dev
>
>
___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev


Re: [m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-23 Thread Nilay Vaish

It is working fine for me.

 ./build/X86_SE_MESI_CMP_directory/m5.fast 
./configs/example/ruby_random_test.py -n 4 -l 1

M5 Simulator System

Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved


M5 compiled Mar 23 2011 15:53:38
M5 started Mar 23 2011 15:53:52
M5 executing on mumble-09.cs.wisc.edu
command line: ./build/X86_SE_MESI_CMP_directory/m5.fast 
./configs/example/ruby_random_test.py -n 4 -l 1

Global frequency set at 10 ticks per second
info: Entering event queue @ 0.  Starting simulation...
hack: be nice to actually delete the event here
Exiting @ tick 14536941 because Ruby Tester completed



On Wed, 23 Mar 2011, Nilay Vaish wrote:


I will try to bisect this.


--
Nilay

On Wed, 23 Mar 2011, Arkaprava Basu wrote:


Hi Lisa and Nilay,

   Thanks for the response. Following is the tip of my repo

changeset:   8174:e21f6e70169e
tag: tip
user:Nilay Vaish
date:Tue Mar 22 06:41:54 2011 -0500
summary: Ruby: Remove CacheMsg class from SLICC

So this is after Nilay's patch for CacheMsg. And yes it did not tun for 
10-15 mins, died immediately. The architecture should not matter for 
random_tester. I am not sure then why its breaking. Seems like something 
broken.


Thanks
Arka






___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev


Re: [m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-23 Thread Nilay Vaish

I will try to bisect this.


--
Nilay

On Wed, 23 Mar 2011, Arkaprava Basu wrote:


Hi Lisa and Nilay,

   Thanks for the response. Following is the tip of my repo

changeset:   8174:e21f6e70169e
tag: tip
user:Nilay Vaish
date:Tue Mar 22 06:41:54 2011 -0500
summary: Ruby: Remove CacheMsg class from SLICC

So this is after Nilay's patch for CacheMsg. And yes it did not tun for 10-15 
mins, died immediately. The architecture should not matter for random_tester. 
I am not sure then why its breaking. Seems like something broken.


Thanks
Arka




___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev


Re: [m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-23 Thread Arkaprava Basu

Hi Lisa and Nilay,

Thanks for the response. Following is the tip of my repo

changeset:   8174:e21f6e70169e
tag: tip
user:Nilay Vaish
date:Tue Mar 22 06:41:54 2011 -0500
summary: Ruby: Remove CacheMsg class from SLICC

So this is after Nilay's patch for CacheMsg. And yes it did not tun for 
10-15 mins, died immediately. The architecture should not matter for 
random_tester. I am not sure then why its breaking. Seems like something 
broken.


Thanks
Arka



On 03/22/2011 08:49 PM, Lisa Hsu wrote:

Hi Arka,

My repo it not the current tip, but the tip is Nilay's push removing
CacheMsg, so it's pretty close. I've been running X86_SE_MESI_CMP_directory
with the random tester for maybe 10 or 15 minutes now, and it hasn't died.
  Since yours died "immediately", I would assume that I won't be able to
reproduce.

What's your tip, is it last night's pushes?
Lisa

On Tue, Mar 22, 2011 at 6:06 PM, Nilay  wrote:


On Tue, March 22, 2011 6:28 pm, Arkaprava Basu wrote:

Hi,

   I just updated a clean gem5 repo, compiled MESI_CMP_directory and
tried to run ruby random tester but it immediately failed as follows.
Can any body reproduce this?

Thanks
Arka



ALPHA is working fine for 1 loads with 4 processors. Since your
testing with ruby random tester, would the processor architecture even
come in to play?

--
Nilay

___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev



___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev

___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev


Re: [m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-22 Thread Lisa Hsu
Hi Arka,

My repo it not the current tip, but the tip is Nilay's push removing
CacheMsg, so it's pretty close. I've been running X86_SE_MESI_CMP_directory
with the random tester for maybe 10 or 15 minutes now, and it hasn't died.
 Since yours died "immediately", I would assume that I won't be able to
reproduce.

What's your tip, is it last night's pushes?
Lisa

On Tue, Mar 22, 2011 at 6:06 PM, Nilay  wrote:

> On Tue, March 22, 2011 6:28 pm, Arkaprava Basu wrote:
> > Hi,
> >
> >   I just updated a clean gem5 repo, compiled MESI_CMP_directory and
> > tried to run ruby random tester but it immediately failed as follows.
> > Can any body reproduce this?
> >
> > Thanks
> > Arka
> >
> >
>
> ALPHA is working fine for 1 loads with 4 processors. Since your
> testing with ruby random tester, would the processor architecture even
> come in to play?
>
> --
> Nilay
>
> ___
> m5-dev mailing list
> m5-dev@m5sim.org
> http://m5sim.org/mailman/listinfo/m5-dev
>
>
___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev


Re: [m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-22 Thread Nilay
On Tue, March 22, 2011 6:28 pm, Arkaprava Basu wrote:
> Hi,
>
>   I just updated a clean gem5 repo, compiled MESI_CMP_directory and
> tried to run ruby random tester but it immediately failed as follows.
> Can any body reproduce this?
>
> Thanks
> Arka
>
>

ALPHA is working fine for 1 loads with 4 processors. Since your
testing with ruby random tester, would the processor architecture even
come in to play?

--
Nilay

___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev


[m5-dev] Ruby random tester failing with MESI_CMP_directory?

2011-03-22 Thread Arkaprava Basu

Hi,

 I just updated a clean gem5 repo, compiled MESI_CMP_directory and 
tried to run ruby random tester but it immediately failed as follows. 
Can any body reproduce this?


Thanks
Arka


build/X86_SE_MESI_CMP_directory/m5.debug 
configs/example/ruby_random_test.py -l 10 -n 4

M5 Simulator System

Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved


M5 compiled Mar 22 2011 17:56:26
M5 started Mar 22 2011 17:58:16
M5 executing on rockstar.cs.wisc.edu
command line: build/X86_SE_MESI_CMP_directory/m5.debug 
configs/example/ruby_random_test.py -l 10 -n 4

Global frequency set at 10 ticks per second
info: Entering event queue @ 0.  Starting simulation...
fatal: Invalid transition
system.dir_cntrl0 time: 1125 addr: [0x400, line 0x400] event: Fetch state: M
 @ cycle 1125
[doTransitionWorker:build/X86_SE_MESI_CMP_directory/mem/protocol/Directory_Transitions.cc, 
line 234]

Memory Usage: 297516 KBytes
For more information see: http://www.m5sim.org/fatal/23f196b2

___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev